TRACE LENGTH CALCULATION ON PCBS

Shlaghya S Vasista

M.Tech CSE, BMS College of Engineering, India

ABSTRACT

The design of silicon chips in every semiconductor industry involves the testing of these chips with other components on the board. The platform developed acts as power on vehicle for the silicon chips. This Printed Circuit Board design that serves as a validation platform is foundational to the semiconductor industry.

The manual/repetitive design activities that accompany the development of this board must be minimized to achieve high quality, improve design efficiency, and eliminate human-errors. One of the time consuming tasks in the board design is the Trace Length matching. The paper aims to reduce the length matching time by automating it using SKILL scripts.

KEYWORDS

Trace length calculation, Board design, SKILL script, python script

1. INTRODUCTION

The design of the Printed Circuit Board (PCB) can be done using any of the CAD tools. Computer-aided design (CAD) can be defined as the use of computer systems to assist in the creation, modification and analysis or optimization of a design. (*Computer Aided Design and Manufacturing, K.Lalit et al., 2008*) PCB Designer speeds designs from placement through routing till manufacturing with powerful features such as partitioning of design, RF design capabilities, and interconnection of design planning. This PCB design solution is highly scalable and production-proven to increase productivity and help the users to quickly ramp up to volume production. SKILL is the scripting language used to build its ECAD tools.

2. PROBLEM STATEMENT

Before defining the problem of trace length calculation, understanding the board terms is important.

A. Abbreviations and Acronyms

• Schematics: Schematics for electronic circuits are designed by design engineers using EDA (electronic design automation) tools called as schematic capture tools. They are drawn as a series of lines and symbols representing the circuit. (*Engineering Drawing and Design, David.A et al.*) These apparatuses go past straightforward drawing of

DOI:10.5121/ijcax.2017.4301

devices and associations. They are integrated into the IC design flow for validation and simulation of the circuit.

- **Part number:** Each of the elements on the Schematic design is associated with a part number. The schematics use logical part numbers while the physical part numbers specific to organizations are different.
- **Symbols:** An electronic symbol is a pictogram used to symbolize electrical and electronic devices like wires, resistors, batteries and transistors in a schematic diagram of a circuit. These symbols can vary between countries but are mostly standardized internationally.
- **Footprint:** A footprint or a pattern is the arrangement of pads (in surface-mount technology) or throughholes (in through-hole technology) used to electrically connect and physically attach components to PCB. The pattern on a circuit board matches the arrangement of leads on a component
- Library: A central database that stores all the symbol and footprints of different boards
- Part Table File (.ptf extension): CAD tool's file format for Schematic parts
- Net: A net is a conductor that interconnects 2 or more component terminals
- Microstrip and Stripline length: The length of the connection on external layers of the circuit is called microstrip while the length in between the layers is called stripline length

B. Trace Length Calculation

When a board design is in process, there are rules that need to be followed. One of the rules is that the total length of high speed signal routings must not exceed a threshold value. The micro strip and the strip line lengths must be extracted separately from the board to verify the lengths. When a connection is made from a component U1 to component U2, the connection ends with a resistor. This length is called as termination length or the dangling length.



To calculate lengths, the CAD tool provides in built reports which are drawn for a given board. There is a layer by layer length report that can be extracted from this tool. This provides the

length of each connection on multiple layers. The total length of a connection and the dangling lengths must be manually extracted from the report.

The board design will be followed by the board tape out. At each stage of the design, it must be checked for its correctness. This means that the length reports from the CAD tool must be extracted and the manual calculations must be done each time there is a change in the board. This is a tedious task and consumes precious time during board tape outs.

3. PROPOSED SOLUTION

The solution to this problem is the development of a SKILL script that calculates the distance between 2 components for all the nets in the board. The SKILL script starts the length calculation from point1 and stops when point2 is reached. This eliminates the inclusion of the dangling length.

It also separately calculates the length of the net as microstrip and stripline. The execution of this script produces a text report that contains the net names, total lengths, micro strip and strip line lengths. The script also provides the break point in the net if there exists any in the case of a T junction. It provides separate lengths to each end point from the breakpoint observed. This will help to calculate the dangling length but does not include it in the total length calculation.

4. IMPLEMENTATION

In electronic design, a netlist is a description of the connectivity of an electronic circuit. A single netlist is a collection of several related lists. A much simpler definition states that a netlist consists of a list of the terminals (pins) of the electronic components in a circuit and a list of the electrical conductors that interconnect the terminals. A net is a conductor that interconnects two or more component terminals.

Branches are edges of a circuit.

Each branch has children. Children can be "paths", "vias" or "pins". A path consists of line segments or arc segments.



The below code snippet traverses the entire path, from Net Name till the segments. It obtains the start and end points of the segments.

```
foreach (branchID branchIDs
    children = branchID->children
    flag1=0
    foreach (child children
        if(child->objType == "path"
        then
            if(child->isEtch != "nil"
            then
                flag2=0
                segments = child->segments
                foreach (segment segments
                    if(flag2 == 0
                        then
                             seg = list(segment->startEnd)
                             flag2=1
                        else
                             seg = cons(segment->startEnd seg)
```

The line segments can be horizontal or vertical or odd as shown in the figure below. The length of horizontal and vertical segments can be calculated by subtracting the x and y locations of the end points. However the odd line length must be calculated using Pythagoras theorem.



The below code snippet shows the implementation of the line types.

```
if (segment->objType == "line"
then
    points = segment->startEnd
    start = nth(0 points)
    end = nth(1 points)
    x1=nth(0 start)
    x2=nth(0 end)
    y1=nth(1 start)
    y2=nth(1 end)
    case (segment->lineType
        (horizontal
            length=abs (x2-x1)
        )
        (vertical
            length=abs(y2-y1)
        )
        (odd
            x3=x2
            v3=v1
            len1=abs(x3-x1)
            len2=abs(y2-y3)
            length=sqrt(len1**2 + len2**2)
        )
```

The length of the line segments can be easily calculate d. These segments might also contain arcs whose length might be crucial.



The arc length must be calculated separately as shown below in the code snippet.

```
else

deltax=x2-x1

deltay=y2-y1

rad=atan(deltay/deltax)

deg=rad*180/3.14

)
```

5. RESULTS

The SKILL code is saved with a .il extension. The code can be loaded on the PCB Editor using the command:

Load("TLC.il")

Once the script is loaded, the function name must be called to execute the script.

Skill > load("tlc-v6.il") Loading cmds.cxt t Skill > tlc Loading axlcore.cxt t Skill >

The function accepts inputs of component 1 and 2. The Netlist file can also be provided as an input. In this solution, the netlist name and location are hardcoded in the program.

23
OK
Cancel

The output file is created in the same location where the script and the input files are stored. The output file consists of the lengths as below.

Net Name	Fin Fair name	Total Length	MicroStrip	Stripline	Terminotion length
	-	39712.382512	٥	39712.352512	٥
		13747.364754	0	13747.364754	0
		10777.412619	10443.718088	333.694531	0
-		49718.098638	0	49718.098638	7196.261765
N 4 100 000	1000 Bills Bills	51864.366534	0	51864.366534	7056.210672
1 1 100 100		50357.161496	0	50357.161496	6547.574807
-		48635.402945	0	48635.402945	7689.368367
N 1 TRS (133.0	THE REAL PROPERTY AND	49609.047623	٥	49609.047623	6996.477745
		46584.226859	0	46584.226859	0
		309.805826	0	309.805826	0
		6555.282455	6195.082455	360.200000	0

International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017

6. CONCLUSION AND FUTURE WORK

The SKILL script developed helps calculate the lengths in minutes which earlier was taking more than 1 working day. The script works significantly if the board design is accurate. It also works if the board contains vias that are misplaced at the terminating end of the connection.

However, if the board contains vias that are misplaced at the connection beginning, the SKILL script fails to extract the net length as it does not find the right pin in the beginning. The way to find out the misplaced via and its length extraction when the board is not accurate is the future work of this script.

ACKNOWLEDGEMENT

I would like to thank Intel India Pvt Ltd for having given me the opportunity to learn and develop my skills in the area of board design and automation. Learning the CAD tool and its scripting language is an added advantage to my career.

I would like to thank my manager and the guiding force behind this project, Mr.Suresh Subramanyam, Engineering Manager, Client Research and Development, Intel India Pvt Ltd. I would also like to thank my mentors Ramesh Pradeep, Intel India Pvt Ltd and C Yogasundram, Intel India Pvt Ltd for their constant guidance in the project.

I would like to thank my college BMS College of Engineering for having given me the opportunity to publish this paper. My sincere thanks to Dr.B.G.Prasad, Professor and HoD, CSE, BMS College of Engineering, Bangalore.

REFERENCES

- [1] Engineering Drawing and Design by David.A. Madsen, David.P.Madsen, 2012, P 811
- [2] Computer Aided Design and Manufacturing by K.Lalit Narayan, K.Mallikarjun Rao, M.M.M.Sarcar
- [3] http://www.intel.com
- [4] http://library.intel.com

- [5] https://intelpedia.intel.com
- [6] http://www.extremetech.com
- [7] https://en.wikipedia.org
- [8] https://www.tutorialspoint.com