DESIGN ANDIMPLEMENTATION OF EFFICIENT TERNARY CONTENT ADDRESSABLE MEMORY

Gangadhar Akurathi¹, Suneel kumar Guntuku² and K.Babulu³

¹Department of ECE, JNTUK-UCEV, Vizianagaram, Andhra Pradesh, India ²Department of ECE, JNTUK-UCEV, Vizianagaram, Andhra Pradesh, India ³Department of ECE, JNTUK-UCEK, Kakinada, Andhra Pradesh, India

ABSTRACT

A CAM is used for store and search data and using comparison logic circuitry implements the table lookupfunction in a single clock cycle. CAMs are main application of packet forwarding and packet classification in Network routers. A Ternary content addressable memory(TCAM) has three type of states '0', '1' and 'X'(don't care) and which is like as binary CAM and has extra feature of searching and storing. The 'X' option may be used as '0' and '1'. TCAM performs high-speed search operation in a deterministic time. In this work a TCAM circuit is designed by using current race sensing scheme and butterfly matchline (ML) scheme. The speed and power measures of both the TCAM designs are analysed separately. A Novel technique is developed which is obtained by combining these two techniques which results in significant power and speed efficiencies.

Keywords

Content Addressable Memory (CAM) Circuit, XOR-based conditional keeper, Ternary Content Addressable Memory (TCAM)Circuit, Pseudo-Footless Clock Data Pre-charge Dynamic Match line (PF-CDPD)Architecture.

1. INTRODUCTION

Ternary Content Addressable Memory (TCAM) is the useful for search and store ternary values and used for partial data matching. TCAMs are composition of conventionaltype semiconductor memory with addition of comparison circuitry. The most common application of TCAMs arepacket forwarding and packet classification.



DOI: 10.5121/ijci.2016.5430

A TCAM contains two parts.Static RAM cells and a comparison logic circuit. These are shown in Fig.1.Both NOR and NAND versions are used to design TCAMs. But NOR type is used to design TCAM because higher speed. The stored data (D1, D2) is referred as three type of states such as '1', '0' and don't care(X).Search data (SL1, SL2) is present and it is provided through search line pair. In case of a mismatch the ML is connected to ground through one of the paths M1,M2 or M3,M4.In the case of a match (D1D2=SL1SL2) there is no connection to ground. So, reduction ofpower consumption is reduced to design TCAM.

Fig1 (b) shows TCAM system as a complete implementation of an address lookup function. The match address output of the CAM is in fact a pointer used to retrieve associated data from RAM. In this case the associated data is the output. The TCAM search can be viewed as a dictionary lookup where the search data is word to be queried.

2. MATCH LINE TECHNIQUES

2.1.1 Current Race Scheme

The Current Race Scheme is the one of the matchline techniques. The scheme achieves the 50% of power saving. The scheme starts with the precharges the matchline (ML) low and evaluatesmatchline (ML) state is the chargewith the current I_{ML} is placed by a current source. The precharge signal of the matchline low when it starts the prechrging search cycle. thematchline is precharging low, then scheme charges the search lines/match lines to their search data values, eliminating the need for a separate SL precharge phase required by the precharge-high scheme. After the Search Line/Match Line precharge phase completes, current source to matchline is connected to enable signal. In match state the matchline (ML) is in high voltage, while in the miss state it is in low voltage. thevoltage of only $I_{ML} \times R_{ML}/M$. The ML is connected to nMOS transistor, M_{sense} . The output of nMOS transistor M_{sense} is stored by half latch. The main reason of the ML is precharged low because of the scheme allow changing the CAM cell configuration. Hence there is no charge sharing problem when precharge low in the CAM cell configuration.



Fig 2(a) current race scheme

2.2.1 Butterfly ML TCAM

The butterfly match-line (ML) TCAM scheme is proposed using pseudo-footless clock data precharge dynamic (PF-CDPD) structure. It is associated the each pipelined stage is in the butterfly associationstructure which is utilized for diminish the power consumption and search time. The powerutilization on the search line is reduced without any search time overhead. A noise-tolerant International Journal on Cybernetics & Informatics (IJCI) Vol. 5, No. 4, August 2016

match-line (ML) scheme with XOR-based conditional keeper is introduced to diminish the power consumption and search time. With the specific end of the goal to reduce the search time overhead caused by butterfly connection style the XOR-based conditional keeper system can decrease delay of critical path of the match-line. Figure 2(b) shows the butterfly connection structure. The two CAM segments are associated in the butterfly connection structure. The two CAM segments are connected using two input NOR-gate, and controlled signal of next stage is generated by the two input NOR-gate output. The proposed four segment butterfly match-line scheme with XOR-based conditional keeper gives the power saving and high performance.



Fig 2(b) butterfly ML TCAM

2.3.1 Novel Technique

The novel technique is designed by using combining the current race scheme and butterfly matchline (ML) scheme. In the current race scheme the Match Lines are pre-discharged to ground.Match Line (ML) enable signal initiates the search operation. During the search operation MLs are charged towards high. Search Lines are need not to be precharged to ground in the technique. This reduced search line switching activity compared to the conventional scheme saves around 50% power. And Current Race scheme reduces the search time also.

In the butterfly match-line (ML) in order to reduce search time overhead caused by butterfly connection, a XOR-based conditional keeper technique is applied. The XOR-based conditional keeper is the turned off and it is used for to reduce the search time and power consumption.

Due to this butterfly connection style, this circuit has got high-degree of parallelism since it can do search operation of all TCAM cells at a time. Hence, because of this power of this circuit has been reduced considerably when compared to that of conventional TCAM cell.

International Journal on Cybernetics & Informatics (IJCI) Vol. 5, No. 4, August 2016

2.3.2 Advantages of Novel Technique

The butterfly ML scheme could reduce about 82.2% of match-line power. And current race scheme reduce the delay of 41.2% of match-line power. So, we design a novel technique by combine these two techniques reduce the both power as well as delay of the circuit.

3. SIMULATION RESULTS

The Design and the implementation of the power reduction techniques have been carried out in Tanner tool 13.0 version software tool of 0.18µm CMOS technology. The specifications that are followed in the simulation results are shown in the table 3.1. The most power consuming task is the search operation in the TCAM access. The different techniques have been used to reduce power reduction and how far power and delay savings compare to traditional TCAM.



Fig 3.1(a) Circuit schematic conventional 4-bit TCAM cell with comparison and storage parts

Figure 3.1(a) shows the Schematic conventional 4-bit TCAM cell. Here four TCAM cells are connected in series. Each TCAM cell has comparison logic and storage parts.

T-Spice - [Simulation Status]		
File Edit View Simulation Table	Setup Window Help	
⊃ 🛥 🖬 👍 🖪 🗛 X № 📾 -		
× • =		
Input file: tcam-bit.sp	Output: Icam+bit.out	
Progress: Simulation completed		
rogicasi sinaaaan compicted		
Total nodes: 50 Active devices:	: 96 Independent sources: 18	
Total devices: 114 Passive devices	si 0 Controlled sourcesi 0	
V-control switch - 0	I-control switch - 0	
Macro devices - 0	External C model instances - 0	
HDL devices - 0		
Subcircuits - 0	Subcircuit instances - 28	
Independent nodes - 41	Boundary nodes - 19	
Total nodes - 60		
Parsing	0.02 seconds	
Setup	0.22 seconds	
DC operating point	0.02 seconds	
DC Analysis	0.39 seconds	
DC operating point	0.00 acconda	
Transient Analysis	0.12 seconds	
Overhead	1.64 seconds	
Total	2.47 seconds	
Simulation completed		

Fig 3.1(b) Speed analysis of Conventional TCAM

Figure 3.1(b) shows the Conventional TCAM Speed analysis. The speed obtained is 2.47 Seconds.



International Journal on Cybernetics & Informatics (IJCI) Vol. 5, No. 4, August 2016

Fig 3.1(c) power analysis of Conventional TCAM

The figure 3.1(c) shows the power analysis conventional TCAM cell, which is used to compare the power reduced value to that of various implemented power reduction techniques. Here the power consumption obtained is 508μ W.

	• •	• •	•		•	·	٠	•	• •	·	·	٠	•		÷	÷	·	٠	٠	•	·	·	•	·	÷	·	÷	÷	÷	•	•
	•	• •	•	• •	٠	·	·	•	• •	٠	·	·	•	••	·	·	·	•	٠	•	·	•	•	•	•	٠ź	÷	٠,	t_	·	·
• •	•	• •	•	• •	٠	•	٠	•	• •	•	•	٠	•	• •	٠	+	•	•	٠	•	•	•	•	•	•		2		1	J.	·
• •	• •	·	ć 🖡	• •	•	٠	٠,	- 4	<u>حمد</u> الم	٠	•	ł	·		_	•	·	•	٠	۰.	{	4		•	•	1	1	٠	Ė		·
• •	•	•		- 🔊	•	.	•	jĘ,	• •		·	-	•	t je		-D		•	٠	•	j,		•	×	-	٠	٠	٠	+	٠	·
• •	P		<u> </u>	iPi	٠	P	Ĩ	15	· .	P	•	•	D-		Ç.	ЦP	1	•	P	ŗ.	1	Ł	-1	È.	*	•	٠	٠	+	•	•
•	_⊯ ≺√	₩-<Ī	-[>			uu ^I ≦	J _{ii}	₹.		¦≪ł		1	~	Ā	->	¥	J _{li} W	•		l Werni	٩Ť	\triangleright	i i	(1 <mark>1</mark> 1)	<u>, </u>	·	·	٠	٠	•	·
• •	•	•••	• '	•••	•	•	÷	•	• •	•	•	÷	•	• •	٠	÷	÷	• 1-	٠	•	•	•	•	•	•	·	·	٠	٠	·	·
· ·	•	• •	·	• •	٠	٠	٠	·	• •	٠	٠	٠	٠	• •	٠	÷	٠	٠	٠	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	·

Fig 3.2(a) Circuit schematic of the proposed current race technique

Figure 3.2(a) shows the 4-bit TCAM with proposed current race scheme. The current race scheme is designed by connecting the conventional TCAM with current race scheme part. This is designed in Tanner tools software.

Image: Control of the second secon	 ○ 관 题 ● Output: currentrace=bit.eut]
nput file: currentrace=bit.sp frogress: Simulation completed fotal nodes: 66 Active devices: 1	Output: jourrentrace-foit.out	1
rogress: Simulation completed	Output: currentrace=bit.out	
rogress: Simulation completed	Ouput: jurrent/scenpit.out	
otal nodes: 66 Active devices: 1		
	105 Independent sources: 21	
V-control switch - 0	I-control switch - 0	
Macro devices - 0 HDL devices - 0	External C model instances - 0	
Subcircuits - 0	Subcircuit instances - 30	
Independent nodes - 45	Boundary nodes - 21	
Total nodes - 66	boundary nouch fr	
	0.01 seconds	
	0.02 seconds 0.17 seconds	
DC operating point 0 DC Analysis 0	0.02 seconds	
DC operating point 0	0.00 seconds	
	0.10 seconds	
	.12 seconds	
Total 1	1.45 seconds	
Simulation completed		

Fig 3.2(b) Speed analysis of the proposed current race technique

A figure 3.2(b) show the proposed current race scheme speed analysis and obtained the speed is 1.45 Seconds. The speed is better compared to conventional TCAM.



Fig 3.2(c) power analysis of the proposed current race technique

Figure 3.2(c) shows power analysis of the proposed 4-bit TCAM with the current race technique. During the ML charging phase Current race scheme passes similar currents to both matched and mismatched MLs. So, here in large number of mismatched MLs large amount of energy wasted. Hence the CR scheme is reduce the currents to the mismatched MLs. The obtained power consumption is 212μ W.The current race scheme is reduce power is 58% and delay is 41% compared to Conventional TCAM.

	-		-		
1.					
I+	+	+	+	+	
I.	-	-	-	-	
1*	•	•	•	•	
-	-	-	-	-	······································
1.					
1.					
+	+	+	+	+	
1.	-	-	-	-	
1	-	-	-	-	
1-	-	-	-	-	
l.	+	+	+	+	
1					
1.	+	+	+	+	
I-	-	-	-	-	
-	-	-	-	-	
I+	+	+	+	+	
1*	+	+	+	+	
-	-	-	-	-	
1.			-		
1			2	-	
I+		+	+	+	
1.	+	+	+	+	
1					
+	+	+	+	+	
I-	-	-	-	-	
1					
1.	•	-	-	-	
+	+	+	+	+	

Fig 3.3(a) Circuit schematic of the 4-segment butterfly ML scheme

Figure 3.3(a) shows the 4-segment butterfly match line scheme which is connected the TCAM segments are in pipelined architecture. Four TCAM segments are connected with NOR gate.

International Journal on Cybernetics & Informatics (IJCI) Vol. 5, No. 4, August 2016

Bit is the View Simulation Table Satup Window Hep Bit is the View Simulation Table Satup Window Hep Del is is 20 A is in a constraint of the View Simulation Completed Part Mer Isolation completed Output: Isolation for the View Simulation Completed Prof. Mer Isolation completed Output: Isolation for the View Simulation Completed Verified inverse 28 Active devices: 292 Independent source: 0 Display Simulation Completed Verified inverse 28 Display Simulation Completed Parsing points Output: Simulation Completed Verified inverse 28 Display Simulation Completed Parsing points Output: Simulation Completed Verified inverse 28 Display Simulation Completed Verified inverse		F-Spice - [Simulation Status]
Proof Hit Cutterfy+4.pp Output Cutterfy+4.sot Proof Hit Cutterfy+4.sot		
Proof Her Existing H-4.pp Output Existing H-4.pp Total Active devices: 20 Dial Active devices: 22 Dial Active devices: 23 Dial Active devices: 24 Dial Active devices: 20 Dial Active		🛩 🖬 📣 🔥 🛤 🖇 🖻 📾 🗠 🗠 📑
Program Simulation completed Total modes: 142 Active Simulation completed Total modes: 142 Independent sources: 26 Total modes: 142 Control and concers: 26 Total modes: 10 Control and concers: 26 Total modes: 10 Control and concers: 26 Total modes: 10 Statismantic Control and concers: 26 Total modes: 10 Statismantic Control and concers: 26 Total modes: 10 Statismantic Control and concers: 10 Parsing: 0:02 Statismantic Control and concers: 27 Total modes: 1:03 Statismantic Control and concers: 27 Parsing: 0:03 Statismantic Control and concers: 27 Parsing: 0:01 Statismantic Control and concers: 27 Parsing: 0:01 Statismantic Concers: 27 Parsing: 0:01 Statismantic Concers: 27 Parsing: 0:01 Statismanticon concers: <td< th=""><th></th><th></th></td<>		
Program Simulation completed Total modes: 142 Active Simulation completed Total modes: 142 Independent sources: 26 Total modes: 142 Control and concers: 26 Total modes: 10 Control and concers: 26 Total modes: 10 Control and concers: 26 Total modes: 10 Statismantic Control and concers: 26 Total modes: 10 Statismantic Control and concers: 26 Total modes: 10 Statismantic Control and concers: 10 Parsing: 0:02 Statismantic Control and concers: 27 Total modes: 1:03 Statismantic Control and concers: 27 Parsing: 0:03 Statismantic Control and concers: 27 Parsing: 0:01 Statismantic Control and concers: 27 Parsing: 0:01 Statismantic Concers: 27 Parsing: 0:01 Statismantic Concers: 27 Parsing: 0:01 Statismanticon concers: <td< th=""><th>Orderst: hutterfluids and</th><th>aut file: Institute fixed as</th></td<>	Orderst: hutterfluids and	aut file: Institute fixed as
Taid devices: 25 Pareno devices: 0 Convended sources: 0 V-control Switch - 0 Hacro devices - 0 Rece		
Taid devices: 25 Pareno devices: 0 Convended sources: 0 V-control Switch - 0 Hacro devices - 0 Rece		elected and the second s
Harro davies - 0 External C model instances - 0 HOL davies - 0 Nubirout instances - 0 Independent nodes - 115 Boundary nodes - 27 Total nodes - 142 Boundary nodes - 27 Parsing 0.02 seconds Jetupersing point 0.04 seconds DC Daniyas 0.04 seconds DC Destring point 0.04 seconds		
HDL devices - 0 Subcircuit instances - 61 Index publicuits - 0 Subcircuit instances - 61 Total nodes - 142 Boundary nodes - 27 Parsing 0.02 seconds Do any public devices - 100 Do any public devices - 27 Parsing 0.02 seconds Do Constraing point 0.03 seconds DC Analysis 0.04 seconds DC Analysis 0.04 seconds DC Constraing point 0.05 seconds		V-control switch - 0
Subcircuits - 0 Independent nodes - 1 Soundary nodes - 21 Soundary nodes - 27 Soundary no	<pre>fxternal C model instances - 0</pre>	
Independent nodes - 115 Total nodes - 142 Boundary nodes - 27 Parsing 0.02 seconds Setup 0.03 seconds Do as seconds 0.05 seconds Do bankyla 0.04 seconds		
Total nodes - 142 Parsing 0.02 seconds but of the		
Parsing 0.02 seconds Setup 0.03 seconds DC operating point 0.18 seconds DC Analysis 0.04 seconds DC Analysis 0.04 seconds DT operatest Analysis 0.01 seconds Overhead 1.11 seconds	boundary nodes = 2/	
Setup 0.03 seconds Do phatylip 0.04 seconds		roour nouco are
Setup 0.03 seconds Do phatylip 0.04 seconds		
Setup 0.03 seconds Do phatylip 0.04 seconds		
DC operating point 0.18 #econds DC Analysis 0.04 seconds DC operating point 0.13 meconds DC operating point 0.13 meconds Voreined 1.11 meconds		
DC Analysis 0.04 seconds DC operating point 0.03 seconds Transient Analysis 0.33 seconds Overhead 1.11 seconds		
Transient Analysis 0.31 seconds Overhead 1.11 seconds		
Overhead 1.11 seconds	11 seconds	DC operating point 0.01 se
Total 1.69 seconds	1A RECOURT	1.69 se

Fig 3.3(b) speed analysis of the butterfly ML scheme

Figure 3.3(b) shows the speed analysis of butterfly match line scheme and obtained speed is 1.69 Seconds.



Fig 3.3(c) power analysis of butterfly ML scheme

Figure 3.3(c) shows the power analysis of 4-segment butterfly ML TCAM employing TCAM structure of Asymmetric TCAM cell model. Due to this butterfly connection style, the circuit has got high degree of parallelism since it can do search operation of all TCAM cells at a time. Hence because of this power of this circuit has been reducedwhen compared to the conventional TCAM cell. And obtained power is 90μ W.and butterfly ML technique is reduce power is 82% and delay is 31% compared to conventional TCAM.

•	٠	٠	·	٠	•	٠	٠	٠	•	•	٠			٠	٠	•		٠	•		٠	·		٠	•			٠			٠	٠			•	٠	٠		•	٠	٠	•	•	٠	٠	•	•	٠	٠	٠	٠	•	٠
		•	•	•	•	•	٠	٠	٠	•	٠	•		1	1	-		÷	Ť	T.	*	Ť	7	•	T.	Ŀ	Tite .	•			٠	٠			•	٠	•		•	٠	٠		•	٠	٠		•	•	•	•	•	•	•
		·	·	·	•	·	•	·	•	•	·			•	纃		p#*	Υļ	1	d٩	3	(He)		•	L-	Ð	j	-20			·	•	•		•	•	•		•	·	•		•	·	·		•	•	·	·	•	•	·
	:		:			•								:	tir)	¢,	_	-		ar P	Ê.	÷	1	÷	ф-	Π.		-	٦Ì		:													:				:				:	1
														14	-Ţi	\geq	3	-	сĶ	Þ	-1	÷	Ξ.		1.																												
														+		4		<u> </u>	Ξ.	\$	관	Z	2				-		Ι.																								
															4		15	7	1	4	Den 1	1	7			귿	elle-	-	ι.																								
						•				•	·			•	71 P	1	bas.	•	2	" 5	2	۳.			F	1		Ŧ	•		·				•				•	·			•										•
	•	•	٠	+	•	•	٠	٠	٠	٠	٠			۰.,	-	-	5	4	1	*	4	3	F	•	۴.	•		+			٠	٠	. •		\$	- +	•	•115	•	٠	٠		•	٠	٠		•	•	•	٠	+		٠
	٠	٠	٠	٠	٠	•	٠	٠	٠	٠	٠			•	H	7	ЪЙ,	A.	1	t	ন	쪥	λ.	٠	•		•	•	Ŀ	-	•	•	2	ь÷Э	100	2	~	• 1	\sim	۰,	٠		•	٠	٠		•	٠	٠	٠	٠	•	٠
	٠	٠	·	٠	٠	٠	٠	٠	٠	٠	٠	•		۰,	•			÷	•	_	2	·	_	٠	•	2	Ť.	٠	•		٠	٠	0	1	-	÷.	٠		•	-	٠		•	٠	٠		•	٠	٠	٠	٠	•	٠
	+	•	٠	•	•	+	٠	+	+	+	٠			•	<u>, t</u>		14	7	13	Jun I	Ċ.	1	7	+	1	2		.			•	٠	•		+	٠	•		+	•	+		+	٠	+		•	+	•	٠	•	•	٠
		•	•	•	•	•	•	•	•	•	•		•	•	14		Par.	•		" 5	연	-117-		· .	Γ.	îľ"	<i>r</i>	1			•	•			•	•	•		•	•	•		•	•	•			•	•	•	•	•	•
														1	14		1C	ф)	J?	ж.	3	Ć	Р																									:					÷
														. 6	٩,	9	197	Ā.	11	15	at	1	5		1.																												
	•					•								• [.t	_		-	1.	Τ.	÷		FT.		L.	-	100		Ι.						•				•				•										÷
	+		•	•	•	+								•	it i	12	pin"	¥.	, i	创	3	N.	(I	•	l, a	d A	p2	-	۰.		•				•				•	٠			•	٠							+		+
										•				•	10	Þ.		11	-	ar 🕅	Pak,	*	7	•	\$₽-	Π.			۰.		•				•				•	·			•					•			•	-	·
	+	٠	٠	+	٠	+	٠	٠	٠	٠	٠			-15	-T	\geq			¢4	Þ	₹.	枟	20 X	٠	٠			٠			٠	٠			•	٠	+		•	٠	٠		•	٠	٠		•	٠	٠	٠	٠	•	٠
	•	٠	٠	٠	•	•	٠	٠	•	٠	٠			• "	1	$\leq l$	- 4	42	· •	14	48	- 4	2	٠			•	٠			٠				٠	٠	•		•	٠	٠		•	٠	٠		•	٠	٠	•	٠	•	٠

Fig 3.4(a) Schematic implementation of Proposed Novel technique

Figure 3.4(a) shows of the schematic implementation of proposed novel technique which is designed by combining the butterfly match line scheme and current race scheme.

International Journal on Cybernetics & Informatics (IJCI) Vol. 5, No. 4, August 2016

T-Spice - [Simulation Status] File Edit View Simulation Table Setup	Western Hele	
🖼 🖬 🚳 🖍 🔺 🖄 📾 📾 🗠 🗠		
• • • •		
put file: novelmultiple.sp	Output: novelmultiple.out	
ogress: Simulation completed		
otal nodes: 148 Active devices: 24	Independent sources: 29	
otal devices: 270 Passive devices: 0	Controlled sources: 0	
V-control switch - 0	I-control switch - 0	
	External C model instances - 0	
MDL devices - 0		
	Subcircuit instances - 63	
Independent nodes - 119	Boundary nodes - 29	
Total nodes - 148		
Parsing 0.	2 seconds	
	3 seconds	
DC operating point 0.	.9 seconds	
DC Analysis 0.	3 seconds	
DC operating point 0.	2 seconds	
Transient Analysis 0.		
Overhead 0.	2 seconds	
	3 seconds	

Fig 3.4 (b) speed analysis of Proposed Novel technique

Figure 3.4(b) shows the Speed analysis of proposed novel technique and obtained speed is 1.53Seconds.



Fig 3.4(c) power analysis of Proposed Novel technique

Figure 3.4(c) shows the power analysis of the Proposed Novel technique and obtained power is 27μ W. The Proposed novel technique is designed by combine the current race technique and butterfly ML technique. So combine the both techniques we obtain the power is reduced by 94% and delay is 38% compared to conventional TCAM.

Proposed Configuration	Power (µW)	Speed(Secs)	Power reduced compare to TCAM	Speed increased compare to TCAM
Conventional TCAM Circuit	508	2.47		
Proposed Current Race Scheme	212	1.45	58.26%	41.29%
Butterfly Match Line Scheme	90	1.69	82.28%	31.57%
Proposed Novel Technique	27	1.53	94.68%	38.05%

Table 3.1: Tabulated Results

CONCLUSIONS

An energy efficient Novel ternary content addressable Memory design is proposed in this paper. The reduction of high power consumption and delay which are the limiting factors of TCAM has been achieved by various power reduction techniques which are implemented in 0.18µm CMOS technology. The Novel technique is designed which is reduced power up to 94% and increased speed up to 38.05% compared to Conventional TCAM.

REFERENCES

- Byung-Do Yang, "Low-Power Effective Memory-Size Expanded Ternary Content Addressable Memory (TCAM) Using Data-Relocation Scheme," IEEE Journal of Solid State Circuits, Vol.50, No.10, Oct 2015.
- [2] Ray C.C.Cheung, Manish K.Jaiswal, and Zahid Ullah, "Z-TCAM: An SRAM-based Architecture for TCAM," IEEE Trans on very large scale Integration (VLSI) systems, Digital Object Identifier 10.1109/TVLSI.2014.2309350.
- [3] Kiat Seng Yeo, Shoushun Chen, Anh-Tuan Do, and Zhi-Hui Kong, "A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing," IEEE Trans. On very large scale Integration (VLSI) Systems, Vol.21, NO.1, Jan 2013.
- [4] Shun-Hsun Yang, in-Fu Li, and Yu-Jen Huang, "A Low-Power Ternary Content Addressable Memory with Pai-Sigma Match lines," IEEE Trans. On very large scale Integration (VLSI) Systems, Vol.20, NO.10, Oct 2012.
- [5] Byung-Do Yang, Yong-Kyu Lee, Si-Woo Sung, Jae-Joong Min, Jae-Mun Oh, and Hyeong-Ju Kang, "A Low Power Content Addressable Memory Using Low Swing Search Lines," IEEE Trans. On circuits and systems-I: Regular Papers, Vol.58, No.12, Dec 2011.
- [6] Manoj Sachdev, Wilson Fung, Nitin Mohan and Derek Wright, "A Low-Power Ternary CAM with Positive-Feedback Match-Line Sense Amplifiers," IEEE Trans. On circuits and systems-I: Regular Papers, Vol.56, No.3, March 2009.
- [7] Yuan-Hong Liao and Yen-Jen Chang, "Hybrid-Type CAM Design for Both Power and Performance Efficiency,"IEEE Trans. On very large scale Integration (VLSI) Systems, Vol.16, NO.8, Aug 2008.
- [8] Baeg.S, "Low-power ternary content addressable memory design using a segmented match line," IEEE Trans. Circuits Syst., Vol. 55, no. 6, pp. 1485-1494, July 2008.
- [9] Nitin Mohan, Manoj Sachdev and Derek Wright, Wilson Fung, "Design Techniques and Test Methodology for Low-Power TCAMs" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 14, No. 6, June 2006.
- [10] I.Arsovski, A.Sheikholeslami, and T.Chandler, "A Ternary content addressable memory based on 4T static storage and including a current race sensing scheme," IEEE J.Solid-State circuits, vol.38, no. 1, pp. 155-158, Jan 2003.