A SUB THRESHOLD SOURCE COUPLED LOGIC BASED DESIGN OF LOW POWER CMOS ANALOG MULTIPLEXER

G.Deepika¹ , P.Rama Krishna² and Dr.K.S.Rao³

²,³Department of Electronics and Communication Engineering, ANURAG Group of Institutions, Hyderabad, India
¹Department of Electronics and Communication Engineering, RRS College of Engineeriing & Technology, Hyderabad, India

ABSTRACT

A novel approach for designing Ultra Low Power and wide dynamic range circuit for multiplexing analog signals is presented. The design operates in weak inversion (Sub threshold) region and uses Source - Coupled Logic (SCL) circuit. The bias current of the SCL gates is varied to scale down linearly the power consumption and the operating frequency. The multiplexer design employs CMOS transistors as transmission gate with dynamic threshold voltage. The design exhibits low power dissipation, high dynamic range and good linearity. The design was implemented in 180 nm technology and was operated at a supply voltage of 400 mV with a bias current ranging in the order of few Pico-amperes. The ON and OFF resistance of the transmission gate achieved were 27 ohms and 10 M ohms respectively. The power dissipation achieved is around 0.79 µW for a dynamic range of 1µV to 0.4 V.

KEYWORDS

Low Power, Source Coupled Logic, Sub threshold, Multiplexer, Analog Signals.

1. INTRODUCTION

This work basically highlights on the applicability of sub-threshold source coupled logic (STSCL) for building analog circuits and systems that run at very low voltage and obligation to provide enticing performance with exquisite energy savings. Fields like bio-medical engineering need very less energy consumption for long battery life. Besides meeting the ultra-low power specification, the system must also be reliable and should function under harsh conditions. In this work, logic gates are designed and analyzed using STSCL. These gates are used for implementation of analog subsystems which would operate at very low supply voltages and consume very less power.

The switch finds many applications in integrated circuit design. In analog circuits, the switch is employed to implement useful areas like multiplexing, modulation and other applications. It is used as a transmission gate in digital circuits and adds a dimension of flexibility as found in standard logic circuits. The implementation of Ultra Low Power Systems has proved to the quite
CMOS switches have great characteristics and in its most important form, a voltage-controlled resistor which offers very low resistance less than $100\ \Omega$ in its ON state and very high resistance of several hundreds of Mega ohms in OFF state with pico-ampere leakage currents. CMOS technology is compatible with logic circuitry and integrates large number of ICs. [6]. Its fast switching characteristics are well controlled with minimum circuit leakage. MOSFET transistors can switch positive and negative voltages and conduct positive and negative currents with equal ease.

Implementation of high performance systems especially for low power applications creates many challenges and requires the trade-off among speed of operation, power consumption, supply voltage and device parameters such as threshold voltage and oxide thickness in conventional CMOS technology.

When the MOSFET is in sub threshold operation the trans conductance to bias current ratio of the transistor is maximum and the current density is very low [7], [8]. On the other hand, for implementing widely adjustable circuits the exponential relationship between drain current and gate voltage makes this mode of operation well suited [7], [9]. The dynamic (switching) power consumption which is quadratically dependent on the supply voltage will cause the CMOS logic circuits utilizing sub threshold region transistors operate with a very low power consumption [10]–[13]. Therefore reduction in supply voltage reduces power dissipation and also output voltage swing [1], [14] thereby increasing the delay in each gate. This means the power dissipation, logic swing, and speed of operation are related to each other. The control of power consumption becomes difficult due to the exponential relation between power dissipation and supply voltage in sub threshold region. To implement very low power systems it is necessary to minimize the power dissipation at the system level in addition to the gate level for achieving desired performance [10].

This paper presents a new topology for implementing analog switch for ultra low power applications. For achieving this a novel approach for implementing Source Coupled Logic (SCL) circuits biased in sub threshold region is described. The speed of operation is independent of supply voltage and threshold voltage of devices. In addition the current consumption in each cell can be brought down to few pico-Amperes. It is therefore possible to reduce the system power consumption well below the sub threshold leakage current of conventional CMOS circuits. To enable operation at very low current levels and to attain the desired performance specifications, special circuit techniques have to be applied for implementing very low power SCL circuits.

The work focuses on the technique for implementing sub threshold (STSCL) gates where the bias current of each cell can be set as low as 10pA. A brief review of SCL circuits, the proposed technique for implementing the low power analog switch using sub threshold SCL gates, power consumption and experimental results are described in the following sections.
2. **S**UB**T**HRESHOLD **S**OURCE-COUPLED **L**OGIC **C**IRCUITS

The speed of operation in an SCL gate is inherently high as the logic operation mainly takes place in current domain. An NMOS source coupled differential pair transistors acts as a switch to steer the tail current $I_{ss}$ to one of the output depending on the input logic. The Load resistor $R_L$ converts this current to output voltage to drive the other SCL gates. In order to switch the input differential pair of the next stage the output voltage swing ($R_L I_{ss}$) should be adequately high. Based on this the drain source over drive voltage input pair should be larger than $\sqrt{2} n V_{dsat}$ when $V_{in} = 0$.

![Fig. 1. Source Coupled Logic-based inverter/buffer circuit.](image)

A source coupled logic based inverter/ buffer circuit is shown in FIG 1. More complex logic functions can be implemented by using a complex network of NMOS source coupled pairs as switching part [7,13]. The load resistance $R_L$ is implemented by biasing the PMOS device in triode region and also NMOS switching network should be arranged in a proper way to achieve desired logic operation. The input logic level steers the tail bias current into one of the branch of the source coupled pair and this current is converted to voltage by the load resistance. The DC response of the SCL circuit is given in FIG 2.

Operating In sub threshold region, the device trans conductance does not depend upon the device size but strongly depends on the temperature through $U_T$. Hence by changing the design parameters it is not possible to change the transfer curve [12].
The voltage swing and the current required for charging and discharging the parasitic capacitances is less in SCL topology, when compared to the CMOS topology where the signal swing is equal to VDD. The major advantage in SCL topology is reduction in signal swing. In order to make the tail bias current completely switch to one of the two output branches, the voltage swing at the input and output of a logic circuit should be high enough. The voltage swing at the output node is given as

$$V_{SW} = R_L \cdot I_{SS}$$

should be adequately high to switch completely the input differential pair of the next stage. In other words SCL circuit can be used as a logic circuit with allowable noise margin if its gain is sufficiently high. The region of operation of the NMOS devices [17,18] gives the minimum allowable voltage swing at the output of each SCL gate.

$$V_{SW, min} = \begin{cases} \sqrt{2} \cdot n \cdot V_{DSS} & \text{in strong inversion,} \\ 4 \cdot n \cdot U_T & \text{in subthreshold} \end{cases}$$

Where $n$ is the subthreshold slope factor of NMOS devices. In the sub threshold region the required voltage swing can be as low as 150 mV at room temperature (assuming ). This swing in the sub threshold region depends on the sub threshold slope factor and is independent of the threshold voltage of the NMOS switching devices.

A PMOS device is used as a load device when SCL gate is biased in sub threshold region as shown in FIG 1. Since all the devices are operated in sub threshold region the tail bias current can be reduced till comparable with leakage currents in the circuit.

The trans conductance of the input differential pair is given as

$$g_m = \frac{\partial I_{OUT}}{\partial V_{IN}} = \left( \frac{I_{SS}}{2n\mu_U T} \right) \cdot \frac{1}{\cosh^2 \left( V_{IN}/(2n\mu_U T) \right)}$$
PMOS and NMOS Transistors can be combined as transmission gate for implementing analog switch which selectively allows or blocks the signal from input to output. The transistors are turned ON or OFF by applying control signals to the gates in complimentary manner and at the output a drop in signal amplitude is observed. This problem is eliminated by modifying the transmission gate by stacking transistors and the signal is passed to the output without any loss.

3. BODY BIASING

The voltage difference between the Transistor Source and the Bulk ($V_{SB}$) will effect the change in Transistor Threshold voltage $V_T$. Since $V_{SB}$ affects $V_T$ the bulk can be treated as second Gate that helps to identify how the transistor turns On and OFF.

Body effect refers to the change in the transistor threshold voltage ($V_T$) resulting from a voltage difference between the transistor source and body. Because the voltage difference between the source and body affects the $V_T$, the body can be thought of as a second gate that helps determine how the transistor turns ON and OFF. The strength of the body effect is usually quantified by the body coefficient $\gamma$ (gamma). The threshold voltage of MOSFET is well known as,

$$V_{Th} = V_{Th0} + \gamma_b (\sqrt{2 \phi_F} + V_{SB}) - (\sqrt{2 \phi_F})$$

where $V_{SB}$ is the voltage between source and bulk, $\phi_F$ is the bulk Fermi- potential , $V_{Th0}$ is the threshold voltage when $V_{SB}=0$ and $\gamma_b$ is the body-effect coefficient. Therefore varying threshold voltage $V_{Th}$ can be changed by varying $V_{SB}$ which can form dynamic threshold voltage MOSFET (DTMOS). Normally, the source and body junction is either zero-biased or reverse-biased. Forward-body-biased MOSFETs can also be used on some circuit to improve performance with lower threshold voltage $V_{Th}$ [10]. This concept is utilized in designing the power analog multiplexer. The transistors are operated in strong inversion region by means of using 0.4 V forward body bias.

Varieties of body biasing techniques are enabled by strong body effect and these techniques are effectively utilized in older generation. This body bias can be applied externally (external to the chip) or internally (in chip). The internal approach normally utilizes a charge pump circuit provide reverse body bias or potential divider to produce forward body bias. Reverse body bias for an n channel transistors increases the threshold voltage and makes the transistors both slow and less leakage. On the other hand forward body bias reduces the threshold voltage making the transistor fast and with more leakage. The polarities of the body bias are opposite for P channel transistor. The transmission gate with body bias is given in FIG 3.
4. MULTIPLEXER DESIGN

Using the concept of a shift register, a large number of multiplexers designed in the past. Synchronously triggered D-latches using external clock connected serially are used to build shift register. Each D-latch enables one S & H circuit. The clock feed-through to the output line is the major disadvantage of this circuit. With each clock cycle glitches occur synchronously for every positive and negative clock edge. The proposed multiplexer design minimizes this problem.

Instead of setting the body bias just once either during design or at production test, the Dynamic body bias changes the body bias many times when the chip is operating. The temperature and aging effects are minimized by Dynamic body bias and also the power management modes for optimizing very low power operation are effectively utilized [7], [8].

A logic ‘1’ on SEL signal at the gate of NMOS transistors will turn them ON and a complimentary SELBR connected to the gate of PMOS transistors will turn them ON and the applied signal is allowed to pass from IN to OUT. On the other hand when the SEL is at logic ‘0’ and its complimentary SELBR will turn all the transistors OFF thereby blocking the signal from IN to OUT. The output will be forced into a high-impedance state during the transition period from ON to OFF where the junction capacitance will be charged to few millivolts.

A PMOS transistor connected as a pass transistor between the ground and the output node minimizes this problem. Whenever all the transistors are in OFF state then the PMOS transistor will be turned ON, forcing the output capacitor to discharge to ground.

The widths of the transistors are maintained in a ratio of 1:2 for NMOS to PMOS. The ON resistance $R_{on}$ of the switch is

$$R_{on} = \frac{1}{g_{ds} \mu C_{ox} \frac{w}{L} (V_{GS} - V_{Th})}$$
The value of the ON-resistance depends on the overdrive voltage, \( V_{ov} = V_{gs} - V_{th} \) and on the aspect ratio, \( W/L \) through the trans conductance parameter \( \mu \text{Cox} \).

An analog loss less multiplexer with eight channels has been designed using this modified circuit shown in FIG-3 for each channel. The channels are selected by three binary control inputs. The inhibit input is used to Enable or Disable the multiplexer. A low ON resistance of 27 ohms, high OFF resistance of 10Mohms, with very low leakage current in the order of Pico amperes were obtained with the analog transmission gate.

5. STSCL GATES & DECODER DESIGN

The logic gate designed using STSCL is AND gate and the schematic is given in the FIG 4 below. The circuit is simulated and analyzed so that nominal parameters of the STSCL can be used which will produce an optimum level output for the system.

![FIG 4: Source coupled logic AND gate](image)

This AND gate is modified into SCL Nand gate and a 3to 8 decoder is implemented using this SCL nand gate. This is used to generate the select signals for each channel from three binary control inputs. The block diagram and the circuit diagram of the system is shown in FIG 5(a) & (b).
6. RESULTS

The dynamic body bias is provided by means of potential divider using poly resistors for both NMOS and PMOS devices. A capacitor of 100pf is used to reduce the leakage at the output. The Inverter and Buffer outputs of the SCL gate drive the NMOS and PMOS devices. The circuit is verified with input signals with different amplitudes and frequency. When the SCL output signal is a Logic 0 PMOS transistors are turned ON and the complementary Logic 1 is applied to
NMOS transistors to turn ON which allows the signal to pass from IN to OUT. When the signal goes to Logic 1, all transistors are turned OFF blocking the input signal. During the transition period from ON to OFF the output will be forced into a high-impedance state where the junction capacitance will be charged to few millivolts.

To avoid this drawback, a PMOS transistor is used between the output node and ground as a pass transistor. When all the transistors are in OFF state, the PMOS transistor turns ON forcing the output capacitor to discharge to ground. The system is simulated by applying sinusoidal input of 1µV amplitude and the frequency is varied from 1Hz onwards upto 1kHz. The total current drawn by the circuit is around 1.98 µA resulting in the total power consumption of 0.79 µW. The response of the system is shown in FIG’S 5(a),(b),(c). As the frequency of the input signal is increased the power dissipation increased.

FIG 6(a): Simulated output with 1µV / 1KHz sinewave

FIG 6(b): Simulated output with 10µV / 1KHz sinewave
The circuit is simulated by applying sinusoidal signals with an amplitude ranging from 1uV to maximum of 0.4V to each channel. The channels are selected by changing the input control signals of the decoder and the desired input is selected as shown in table-1.

### Table-1

<table>
<thead>
<tr>
<th>INHIBIT</th>
<th>INPUTS</th>
<th>C</th>
<th>B</th>
<th>A</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>10</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>10</td>
</tr>
<tr>
<td>H</td>
<td>11</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>11</td>
</tr>
<tr>
<td>H</td>
<td>12</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>12</td>
</tr>
<tr>
<td>H</td>
<td>13</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>13</td>
</tr>
<tr>
<td>H</td>
<td>14</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>14</td>
</tr>
<tr>
<td>H</td>
<td>15</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>15</td>
</tr>
<tr>
<td>H</td>
<td>16</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>16</td>
</tr>
<tr>
<td>H</td>
<td>17</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>17</td>
</tr>
</tbody>
</table>

The channel selection frequency is varied from DC to 10KHz. The output voltage is obtained without any distortion and the simulated results are shown in the figures. 7(a), 7(b) and 7(c).
Fig: 7(a) simulated results with an amplitude of 1µV

Fig: 7(b) simulated results with an amplitude of 1mV

Fig: 7(c) simulated results with an amplitude of 100mV to 400mV
7. CONCLUSIONS

A low power wide range source coupled logic circuits operated in sub threshold region for switching analog signals is implemented in 180nm technology using CADENCE TOOLS. The required output voltage swing for proper logic operation is provided by using high resistance PMOS load devices. Transmission gate circuit was used to switch analog signals with amplitude ranging from 1µV onwards. The On and OFF resistance of the gate achieved was 27 ohms and 10M ohms respectively. The total power dissipated at a switching frequency of 10 KHz is around 0.79 µW. The STSCL circuit was used to implement 8 channel multiplexer for acquiring biomedical signals and the power dissipated was measured as 0.79 µW. The number of channels to be multiplexed can be increased further with suitable additional circuitry.

ACKNOWLEDGEMENTS

The authors are highly thankful to the Chairman of ANURAG GROUP OF INSTITUTIONS Dr.P.Rajeshwar Reddy for his constant encouragement and also providing all the necessary resources to carryout this work. They are also thankful to Dr. K.S.R.KRISHNA PRASAD, Professor, NIT, Warangal for his valuable suggestions during this work.

REFERENCES


AUTHORS

G. Deepika obtained her B.E., M.Tech degree in ECE in the year of 2002, 2005 from CBIT, Osmania University and JNT University, Hyderabad respectively. She had 10 years of teaching experience. Presently she is an Associate Professor in RRS College of Engineering & Technology, Medak District and pursuing Ph.D in JNT University, Hyderabad.

P. Ramakrishna received his B. Tech, M. Tech degree in Electronics and Communication Engineering (ECE), VLSI System Design in the years 2006, 2009 from NIT Warangal, CVR College of Engineering JNT University Hyderabad respectively. He had 6 years of teaching and research experience. Presently he is an Associate Professor Anurag Group of Institutions (Autonomous) Hyderabad. His research interests include VLSI System Design, Digital Signal Processing and Image processing.

Dr. K. S. Rao obtained his B. Tech, M. Tech and Ph.D. in Electronics and Instrumentation Engineering in the years 1986, 89 and 97 from KITS, REC Warangal and VRCE Nagpur respectively. He had 25 years of teaching and research experience and worked in all academic positions, presently he is the Director, Anurag Group of Institutions (Autonomous) Hyderabad. His fields of interests are Signal Processing, Neural Networks and VLSI system design.