DYNAMIC FLOATING OUTPUT STAGE FOR LOW POWER BUFFER AMPLIFIER FOR LCD APPLICATION

Hari shanker srivastava and Dr.R.K Baghel

Department of Electronics and Communication
MANIT Bhopal

ABSTRACT

This topic proposes low-power buffer means low quiescent current buffer amplifier. A dynamic floating current node is used at the output of two-stage amplifier to increase the charging and discharging of output capacitor as well as settling time of buffer. It is designed for 10 bit digital analog converter to support for LCD column driver it is implemented in 180 nm CMOS technology with the quiescent current of 5 μA for 30 pF capacitance, the settling time calculated as 4.5μs, the slew rate obtained as 5V/μs and area on chip is $30\times72\mu m^2$.

KEYWORDS

Liquid crystal display (LCD), column driver, row driver, gamma correction, class AB output stage

1. INTRODUCTION

With increasing demand of low-power portable LCD panel there was hard-core research to develop it as with the low-power means we have to decrease the static loss of the component or the blocks used in the driving scheme of the LCD panel, the driving scheme of LCD panel is shown in figure 1, which consists of source driver circuits (column driver), gate driver circuits(row driver), the reference voltages, timing controller's, gamma correction circuits, column driver is used to drive a pixel with required colored information and row driver used to refresh a pixel which required refreshing rate.[1,2] The column driver as shown in fig.2 contains input registers, shift registers, level shifters, digital to analog converter and buffer amplifiers. The column driver which is important to achieve the high resolution, high-speed, and low power dissipation among these output buffers is the key to determine the speed, resolution, and power consumption each pixel is derived by a buffer amplifier which is either positive polarity or negative polarity to drive the alternate pixel.
Fig 1. Block diagram of LCD panel

Fig 2. Column driver architecture of LCD
inversion and dot inversion method, dot inversion method is best to drive a particular pixel to

To drive high capacitive and resistive load of the pixel a class AB output stage is best suited for the column driver line. For low offset voltage we need high open loop gain of buffer amplifier, drive the adjacent pixel to follow the dot inversion technique. A floating output stage is used to control the biasing current of output stage using aspect ratio of MOS used in output stage.

2. FREQUENCY ANALYSIS OF TWO STAGE BUFFER

To drive high capacitive and resistive load of the pixel a class AB output stage is best suited for the column driver line. For low offset voltage we need high open loop gain of buffer amplifier, two-stage amplifier are generally used to drive the pixel, amplifier requires compensation capacitor for the stability as the phase margin of the operation amplifier depend upon the compensation capacitor, the slew rate is also depends on compensation capacitor. As some buffers adopt output node to get the stability without using Miller capacitance, some uses charge
conservation technique to reduce the dynamic power loss without Miller capacitance. These buffer suffers from charge storage problem as during scanning off time of row driver's the columns lines are for a small duration of time is isolated from the pixels to refresh formation at buffer quickly, so we need a capacitor which is fulfilled by compensation capacitor so those buffers which are without compensation capacitors have a problem that they can't refresh there information within the refresh time. As the proposed buffer has two-stage with the Miller capacitor for the compensation is used in design. The figures.5 shows the equivalent circuit of two stage operational amplifier with output load resistance and capacitance.

![Fig 5. Small signal model of proposed buffer amplifier](image)

Figure 5 shows small signal equivalent diagram of proposed amplifier for two stage under open loop, \( g_{m1} \) & \( g_{m2} \) are the transconductance, \( R_1 \) & \( R_2 \) are the output resistance, \( C_1 \) & \( C_2 \) are the open loop parasitic capacitance of the first and second stages, \( C_c \) is the miller capacitance for phase compensation and \( R_L \) & \( C_L \) are the resistive and capacitive load.

The transfer function of the amplifier is calculated using current equation:-

Using current equation at input node:

\[
g_{m1}V_{id} + \frac{V_1}{R_1} + SC_1V_1 + (V_1 - V_0)SC_c = 0
\]

\[
V_1 \left[ \frac{1}{R_1} + S(C_1 + C_c) \right] = SV_0C_c - g_{m1}V_{id}
\]

(1)

Using current equation at output node:

\[
g_{m2}V_1 + \frac{V_0}{R_2} + SC_2V_0 + (V_0 - V_1)SC_c + \frac{V_0}{\left( R_L + \frac{1}{SC_L} \right)} = 0
\]

\[
V_0 \left[ \frac{1}{R_2} + S(C_1 + C_c) + \frac{SC_L}{1 + SR_1C_L} \right] = V_1 (SC_c - g_{m2})
\]

(2)

Put value of \( V_1 \) from equation 1 to equation 2 we get,
As from equation 3 it show 3rd order transfer function
\[ \omega_{p3} \approx \frac{g_{m2}C_c + \frac{C_L}{R_1}}{C_c C_L} \]

\[ \omega_{Z1} = \frac{-g_{m2}}{C_c} \quad \text{and} \quad \omega_{Z2} = \frac{1}{R_1 C_L} \]

the unity gain frequency(\(\omega_t\))= \(A_{dc}\) \(\omega_p1\)

\[ \omega_t = \frac{g_{m1}g_{m2}}{C_c g_{m2} + \frac{C_L}{R_1}} \]

taking 3rd pole very far away from unity gain bandwidth so it does not affect the phase margin so \(\omega_{Z2}\) will compensate for \(\omega_{p3}\) so the transfer function act like 2nd order transfer function,

\[ A_0(S) = \frac{A_{dc} \left(1 + \frac{S}{\omega_{Z1}}\right)}{\left(1 + \frac{S}{\omega_{p1}}\right)\left(1 + \frac{S}{\omega_{p2}}\right)} \]

where \(\omega'_{Z1} = \frac{-g_{m2}}{C_c}\)

\[ \omega'_{p1} \approx \frac{1}{R_1 R_2 g_{m2} C_c} \]

\[ \omega_{p2} \approx \frac{g_{m2}}{[C_2]} \]

Phase margin of the amplifier is as:

\[ < A_0(S) = \tan^{-1} \left( \frac{\omega}{\omega'_{Z1}} \right) - \tan^{-1} \left( \frac{\omega}{\omega'_{p1}} \right) - \tan^{-1} \left( \frac{\omega}{\omega'_{p2}} \right) \]

as \(\omega=\text{GBW}(\text{taken this as a frequency range})\)

\[ < A_0(S) = -\tan^{-1} \left( \frac{\text{GBW}}{\omega'_{Z1}} \right) - \tan^{-1} \left( \frac{\text{GBW}}{\omega'_{p1}} \right) - \tan^{-1} \left( \frac{\text{GBW}}{\omega'_{p2}} \right) \]

under condition \(\omega'_{Z1} \geq 10\text{GBW}\)

\[ < A_0(S) = \tan^{-1} \left( \frac{\text{GBW}}{\omega'_{Z1}} \right) - \tan^{-1} \left( A_{dc} \right) - \tan^{-1} \left( \frac{\text{GBW}}{\omega'_{p2}} \right) \]

as \(A_{dc}\) is very higher value so \(\tan^{-1}(A_{dc})=90^0\)
\[
<-180^0 - PM = \tan^{-1}\left(\frac{1}{10}\right) - 90^0 - \tan^{-1}\left(\frac{\text{GBW}}{\omega_{p_2}}\right)
\]

PM=90^0 - \tan^{-1}\left(\frac{\text{GBW}}{\omega_{p_2}}\right) - \tan^{-1}\left(\frac{\text{GBW}}{\omega_{z_1}}\right)

For phase margin of 60^0 and \(\omega_{z_1} = 10\text{GBW}\)

\(\omega'_{p_2} = 2.2\text{ GBW} \quad \omega'_{p_2} = 2.2\text{ GBW}\)

\(C_C = 0.22C_L\) and \(g_{m2} = 10g_{m1}\)

As seen that with higher value \(g_{m2}\) the value of \(C_C\) we will get become smaller but it leads to large current flow in output stage and hence more static power loss occurs in amplifier as with large value of \(C_C\) it accrue large area on chip, if we chose load resistance and capacitance too large than open loop zero come in picture and then,

\[
\text{PM}=90^0 - \tan^{-1}\left(\frac{\text{GBW}}{\omega_{z_1}}\right) \quad \text{then} \quad \frac{g_{m2}}{g_{m1}} = \frac{1}{\tan(90^0-PM)}
\]

![Graph showing frequency response](image)

**Fig 6. Open loop frequency response of two-stage opam with & without load capacitance and resistance**

### 3. Proposed Buffer Amplifier With Dynamic Floating

To reduce the static power loss we combined N-type and P-type differential pair with dynamic floating concept to reduce the current flowing at the output stage, two floating bias current \(I_{n1}\) and \(I_{n2}\) are used to charge and discharge the output node in combination with \(I_{b1}\) and \(I_{b2}\), during transition phase from low to high \(M_P\)-bias will provide extra current to charge the capacitive load and during high to low \(M_N\)-bias will sink the extra current to discharge the capacitive load quickly this is the methodology for which we quickly charge and discharge the output load without increasing the static current that flows through the complementary common source.

amplifier M01 and M02. The two outputs are isolated by the combination of 6 transistors as shown in the figure. 

\[ I_{b1} = I_{b2} = \ln 1 \left[ 1 + \left( \frac{W}{L} \right)_{MDN2} + \left( \frac{W}{L} \right)_{MDP2} \right] \]

The schematic of the proposed buffer is shown in the figure. 8,M1-M5 shows NMOS differential pair,M6-M10 shows PMOS differential pair,C1-C4 shows miller capacitance, the biasing current of NMOS and PMOS pair is Ib as M01 and M02 are mirrored from M5 and M10 which is Ib/2 current that will flow, as seen the output stage biased by dynamic floating and 2 single-stage differential pair, the circuit will suffer from output DC offset voltage which is removed by proper sizing as

\[ \frac{(W/L)_{M01}}{(W/L)_{M02}} = \ln 1 \left[ 1 + \left( \frac{W}{L} \right)_{MDN2} + \left( \frac{W}{L} \right)_{MDP2} \right] \]

To design operational amplifier for LCD the following requirement should meet according to number of bits or resolution of DAC used in LCD panel[23]. The open loop gain will be estimated as

\[ A_{OLDC} \geq 2^{N+1} \]

Fig 7. Architecture of proposed dynamic floating buffer amplifier
Let open loop gain will be 1000 then gain error will be

\[
gain\ error = \frac{1}{5 \times 1000} = .0002 \leq \frac{V_{ref}}{2^{N+1}}
\]

so min value of VDD=512×.002 = 1.02 volt and with specific settling time which should be less than scanning time let it will be 1µs, the gain bandwidth

\[
GBW \geq \frac{\ln 2^{N+1}}{2\pi t_s}
\]

for 8 bit the frequency does not exceed 1Mhz. So the design specification for buffer amplifier is DC gain \( \geq 1000=60\)db, VDD=3.3 volt, GBW=1Mhz PM=60°, CMOS technology 180nm, load capacitance= 30pf and load resistance of 30kΩ.

Fig 8. Schematic of proposed dynamic floating buffer amplifier
4. Experimental Result

The proposed buffer amplifier is fabricated using a 180nm CMOS technology. The chip area occupied by the buffer is 30×72 µm². Fig 9 shows the output with 50kz input square wave with load capacitance of 30pF and 30kΩ resistance, fig 10 shows triangular response of proposed buffer, the slew rate obtained is 4.8v/µs with setting time of 4.5 µs and 4.2 µs for up and down stream of square wave, the biasing current per channel is 5µA. And power consumed by buffer is 72 µw. The simulation results using transient and AC analysis is shown in figure from 9 to15 using cadence spectre simulation tool.

5. Conclusion

This paper represents a low power buffer amplifier, with low quiescent current with the dynamic floating output node we adjust the output bias current without changing the input differential pair biasing current configuration, according to load capacitance the output current will be varied with the help of floating bias current network. The use-fullness of such type of buffer is, it work as positive and negative type buffer without any switched capacitor network which is used to toggle the differential amplifier in between positive and negative buffer.

### Comparison Table

<table>
<thead>
<tr>
<th></th>
<th>This work</th>
<th>[1]</th>
<th>[2]</th>
<th>[3]</th>
<th>[4]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process</td>
<td>180nm CMOS</td>
<td>.35µmCMOS</td>
<td>.35µmCMOS</td>
<td>.35µm CMOS</td>
<td>.35µm CMOS</td>
</tr>
<tr>
<td>VDD</td>
<td>3.3</td>
<td>5</td>
<td>3.3</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>Bias current</td>
<td>5µA/per channel</td>
<td>2µA</td>
<td>7.4µA</td>
<td>NA</td>
<td>5µA</td>
</tr>
<tr>
<td>loads</td>
<td>30KΩ, 30pF</td>
<td>10KΩ, 24pF</td>
<td>600pF</td>
<td>400pF</td>
<td>10pF</td>
</tr>
<tr>
<td>o/p swing</td>
<td>96%</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Settling time</td>
<td>4.5µs</td>
<td>2µs</td>
<td>8µs</td>
<td>1µs</td>
<td>.5µs</td>
</tr>
<tr>
<td>Slew rate</td>
<td>5v/ µs</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2v/ µs</td>
</tr>
<tr>
<td>Area</td>
<td>30×72 µm²</td>
<td>22×190µm²</td>
<td>100×45µm²</td>
<td>86×74 µm²</td>
<td>.04 mm²</td>
</tr>
</tbody>
</table>
Fig 9. Simulation result with rectangular wave of frequency 50kHz with load

Fig 10. Simulation result with rectangular wave of frequency 50kHz with two input output
Fig 11. Simulation result with triangular wave of frequency 50khz with load

Fig 12. Simulation result with triangular wave of frequency 50khz with two input output
Fig 13. AC response of the proposed floating load output stage

Fig 14. Power diagram with rectangular wave of frequency 50kHz with load
REFERENCES


AUTHORS

Dr. R.K. Baghel
Designation: Professor MANIT Bhopal
Qualification: B.E, M.Tech, Ph.D
Research Interest: Low Power Analog circuit design, LCD driver circuit design mixed mode analog circuit, Low power Operational amplifier, Data converter

Hari shanker srivastava received B.Tech degree 2007 and M.Tech degree 2010 from MANIT Bhopal. He is working towards the Ph.D degree. His research interest is mixed mode analog circuit design and reversible logic design