

# DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHNOLOGY

Rajendra Prasad S<sup>1</sup>, Prof. B K Madhavi<sup>2</sup> and Prof. K Lal Kishore<sup>3</sup>

<sup>1</sup>Department of ECE, ACE Engineering College, Hyderabad, AP, India.

*srprasad447@gmail.com*

<sup>2</sup>Department of ECE, GCET, Keesara, Hyderabad, AP, India.

*bkmadhavi2009@gmail.com*

<sup>3</sup>Department of ECE, JNT University, Hyderabad, AP, India.

*lalkishorek@yahoo.com*

## ABSTRACT

*The SRAM which functions as the cache for system-on-chip is vital in the electronic industry. Carbon Nanotube Field Effect Transistor (CNFET) is used for high performance, high stability and low-power circuit designs as an alternative material to silicon in recent years. Therefore Design of SRAM Cell based on CNTFET is important for Low-power cache memory. In cells, the bit-lines are the most power consuming components because of larger power dissipation in driving long bit-line with large capacitance. The cache write consumes considerable large power due to full voltage swing on the bit-line. This Paper proposes a novel 7T SRAM cell based on CNTFET that only depends on one of bit lines for Write operation and reduce the write-power consumption. The read cycle also improved because of careful transistor sizing. HSPICE simulations of this circuit using Stanford CNFET model shows that 37.2% write power saving, read cycle improvement of 38.6%.*

## KEYWORDS

*SRAM Cell, CNTFET, 32nm Technology, HSPICE, Low-Power*

## 1. INTRODUCTION

The power consumption has become an important consideration on the VLSI system design and microprocessor as the demand for the portable devices and embedded systems continuously increases [1- 2]. The on-chip caches can reduce the speed gap between the processor and main memory. These on-chip caches are usually implemented using SRAM cells. The write power is usually larger than the read power due to large power dissipation in driving the cell bit lines to full swing. The sum of the power consumption in decoders, bit lines, data lines, sense amplifier, and periphery circuits represents the active power consumption. The power dissipated in bit-lines represents 70 per cent of the total SRAM power consumption during a write operation [3]. Many techniques have been proposed to reduce the write power consumption by reducing the voltage swing level on the bit lines [4-6]. Especially for modern VLSI processor design, SRAM takes large part of power consumption portion and area overhead.

Since the first CNTFET was reported in 1998, great progress has been made during the past years in all the areas of CNTFET science and technology, including materials, devices, and circuits [7]. On the other hand, as the feature size of silicon semiconductor devices scales down to nanometer range, planar bulk CMOS design and fabrication encounter significant challenges [8]. CNTFET among other new materials is promising due to the unique one-dimensional band-structure which reduces backscattering and makes near-ballistic operation. Exceptional electrical properties such as high speed, high-K compatibility, chemical stability, low SCEs have provided CNFETs with excellent characteristics which exceed those of the state of the art Si-based MOSFETs. Several researches have been done to estimate the performance of CNTFET at a single device level in the presence of process related non-idealities and imperfections at the 32 nm technology node using compact CNFET SPICE model [9][10].

While seeking for solutions with higher integration, performance, stability, and lower power, carbon nanotube (CNT) has been presented for next-generation SRAM design as an alternative material in recent years [11]-[15]. This paper proposes a novel 7T SRAM cell based on CNTFET to reduce dynamic write-power and to improve the read cycle at the cost of minimal increase of cell area.

## 2. THE CARBON NANOTUBE FET

Figure 1 illustrates a conceptual layout of a CNT transistor based on Stanford CNFET model. Ideally, several semiconducting CNTs grow on quartz or Si substrate in an exactly straight and parallel pattern. Those segments which are covered by gate are intrinsic CNT regions, whose conductivity is controlled by the gate. Drain and source segments of CNTs are heavily doped to form P-type or N-type transistor. The drain, gate and source metal contacts and interconnects are defined by conventional lithography. Pitch size, namely the inter-CNT distance, is determined by CNT syntheses process since CNTs are grown in a self-assembly way. Gate width is determined by CNT tube number and pitch.




Figure 1. The CNTFET layout

CNTFET refers to a field-effect transistor that utilizes a single carbon nanotube or an array of carbon nanotubes as the channel material instead of bulk silicon in the traditional MOSFET structure. It is a three-terminal device consisting of a semiconducting nanotube bringing two contacts (source and drain), and acting as a carrier channel, which is turned on or off electrically via the third contact (gate).


A single-wall carbon nanotube (SWCNT) is a tube formed by rolling a single sheet of graphene. It can either be metallic or semiconducting depends on the chirality vector  $(m, n)$ , i.e. the direction in that the graphene sheet is rolled. For CNFETs, the threshold voltage of the transistor

is defined by the diameter of the carbon nanotubes, which is related to the chirality vector as follows:


$$D_{CNT} = \frac{a}{\pi} \sqrt{m^2 + n^2 + mn} \quad (1)$$

$$V_{TH} = \frac{aV_{\pi}}{\sqrt{3} * qD_{CNT}} \quad (2)$$

where  $q$  is the charge of an electron,  $a = 2.49\text{\AA}$  is the CNT atomic distance and  $V_{\pi} = 3.033\text{eV}$  is the carbon  $\pi$  to  $\pi$  bond energy. The sizing of a CNFET is equivalent to adjusting the number of tubes. Since the mobility of n-type and the mobility of p-type carriers inside CNTs are identical, the minimum size is 1 for both P-CNFET and N-CNFET. Semiconducting nanotubes have attracted widespread attention of the electron device and circuit designers as a promising channel material for high-performance transistors. A typical structure of a MOSFET-like CNFET in planar and co-axial form is illustrated in Figure 2 [16]-[18].



(a)



(b)

Figure 2. The CNFET Structures: a) planar, b) coaxial

### 3. THE CONVENTIONAL 6T SRAM CELL

Static Random Access Memory (SRAM) is a type of semiconductor memory. SRAMs are a major component of digital systems such as Embedded systems, microprocessors, reconfigurable

hardware, field programmable gate arrays just to name a few. Fast memory access times and design for density have been two of the most important target design criteria for many years, however with device scaling to achieve even faster designs; power supply voltages and device threshold voltages have scaled as well leading to degradation of standby power and static noise margins of memories.

Each bit in an SRAM is stored on four transistors that form two cross-coupled inverters. This storage cell has two stable states which are used to denote "0" and "1". Two additional access transistors help controlling the access to the cross coupled unit formed by the inverters during read and write operations. So typically it takes six transistors to store one memory bit. The design of a basic SRAM cell is shown in Figure 2. Access to the cell is enabled by the word line (WL) which controls the two access transistors M5 and M6 which allow the access of the memory cell to the bit lines: 'BL' and 'BLbar'. They are used to transfer data for both read and write operations. The presence of dual bit lines i.e. 'BL' and 'BLbar' improves noise margins over a single bit line. The symmetric circuit structure allows for accessing a memory location much faster than in a DRAM. Also the faster operation of an SRAM over DRAM can be attributed to the fact that it accepts all address bits at a time where as DRAMs typically have the address multiplexed in two halves, i.e. higher bits followed by lower bits.

The SRAM is operated in one of the three modes namely WRITE, READ and IDLE operations. The start of a write cycle begins by applying the value to be written and its complement to the bit lines. In order to write a '0', we would apply a '0' to the bit line 'BL' and its complement '1' to the 'BLbar'. A '1' is written by inverting the values of the bit lines i.e by setting 'BL' to '1' and 'BLbar' to '0'. 'WL' is then made high and the value that is to be stored is latched in. The input-drivers of the bit lines are designed to be much stronger than the relatively weak transistors in the cell itself, so that they can easily override the previous state of the cross-coupled inverters. Proper operation of an SRAM cell however needs careful sizing of the transistors in the unit. The read cycle is started by asserting the word line 'WL', enabling both the access transistors M5 and M6. The second step occurs when the values stored in 'Q' and 'Qbar' are transferred to the bit lines 'BL' and 'BLbar' through M1 and M6. On the BL side, the transistors M4 and M5 pull the bit line towards  $V_{DD}$  (when a "1" is stored at Q). If the content of the memory was a 0, the reverse would happen and 'BLbar' would be pulled towards 1 and 'BL' towards 0. For the idle state, the word line is not asserted and the access transistors M5 and M6 disconnect the cell from the bit lines. The two cross coupled inverters INV1 and INV2 formed by M1, M2 and M3 M4 will continue to reinforce each other as long as they are disconnected from any external circuits [19]. The operation of CNFETs based memories is very similar to that of CMOS except for minor differences in device orientation. One such difference being that the source and drain terminals of a CNFET are not interchangeable as is the case with MOSFET devices. Care must therefore be taken to orient the transistors in a memory cell in a manner that will ensure correct transmission of logic levels.




Figure 3. The basic 6T CNTFET SRAM Cell

#### 4. The Proposed CNTFET SRAM Cell

Authors in [20] proposed a 7T cell to reduce the activity factor  $\alpha$  for reduction of dynamic power while writing to a cell. The 7-transistor SRAM cell based on CNTFETs has been designed to improve the read cycle and reduce dynamic power. The transistor level schematic of this cell appears in Figure 3. It adds a transistor M7 in the feedback loop and a separate read line 'ReadBit' from the word line 'WriteBit' of the 6-transistor cell.

The four transistors M1, M2 and M3, M4 in the centre form two cross-coupled inverters INV1 and INV2. Due to the feedback structure, a low input value on the first inverter INV1 will generate a high value on the second inverter INV2, which amplifies and stores the low value on the second inverter INV2. Similarly, a high input value on the first inverter INV1 will generate a low input value on the second inverter INV2, which feeds back the high input value onto the first inverter INV1. Therefore, the two inverters INV1 and INV2 will store their current logical value, whatever value that is. But in this circuit feedback connection is established through an extra nMOS transistor M7. The circuit stores data at a node 'Q' and its complement at a node 'Qbar'. This circuit uses two separate transistors M5 and M6 to write and read data from memory cell. To write data into cell 'WriteSelect' signal is used. To read data from the cell 'ReadSelect' signal is used.

This proposed 7T CNTFET SRAM cell depends on cutting off the feed back connection between the two inverters, INV1 and INV2, before a write operation. The feedback connection and disconnection is performed through an extra nMOS transistor M7. During write operation M7 is OFF and during read operation it is ON. The cell depends only on 'WriteBit' to perform a write operation as shown in Figure 3.




Figure 4. Proposed 7T CNTFET SRAM Cell

#### 4.1. Read and Write Operation

Read operation starts by turning on a transistor M6 using a signal 'ReadSelect' and turning off the transistor M5. During this operation feedback path is connected by turning on 'WriteBar' signal. Then the stored data at a node 'Q' can be read at 'ReadBit'. The read cycle is improved based on two aspects of the cell operation namely the ability to pre-charge the read bit line 'ReadBit' irrespective of the activity of the write bit line 'WriteBit' and device sizing of the read zero path with the pull-down transistor M3 of the second inverter made 8 times larger than the M6 to provide a fast path to ground.

The write operation starts by turning M7 off to cut off the feedback connection, thereby allowing for a fast transfer of the logic value from the write bit line 'WriteBit' into the memory cell. 'WriteBit' carries the input data, M5 is turned on by using a signal 'WriteSelect', while M6 is kept off as shown in Figure 3. The 7T SRAM cell looks like two cascaded inverters, INV1 followed by INV2. M5 transistor transfers the data from 'WriteBit' to Q1 which drives INV1, M1 and M2, to develop 'Qbar'. Similarly, 'Qbar' drives INV2, M3 and M4, to develop 'Q', the cell data. Then, M5 is turned off and M7 is turned on to reconnect the feedback link between the two inverters to stably store the new data. Dynamic power reduction would result from the reduced switching activity during memory accesses. The 'WriteBit' line does not have to be pre-charged in preparation for the read operation and a write operation affects only a single bit line of the cell compared to both for the 6-transistor memory cell.

## 5. RESULTS AND DISCUSSIONS

The 7T SRAM Cell based on CNTFET is designed at 32nm technology. Another 6T SRAM cell at 32nm technology is also designed for comparison. This circuit is simulated in HSPICE using Stanford CNTFET model at 32nm feature size with supply voltage  $V_{DD}$  of 0.9V [21].

The following technology parameters are used for simulation of 6T and 7T SRAM cells using CNTFET Technology [22-24]:

- Physical channel length ( $L_{channel}$ ) = 32.0nm
- The length of doped CNT source/drain extension region ( $L_{sd}$ ) = 32.0nm
- Fermi level of the doped S/D tube ( $E_{fo}$ ) = 0.6 eV
- The thickness of high-k top gate dielectric material ( $T_{ox}$ ) = 4.0nm
- Chirality of tube (m, n) = (19, 0)
- CNT Pitch = 10nm
- Flatband voltage for n-CNTFET and p-CNTFET ( $V_{fbn}$  and  $V_{fbp}$ ) = 0.0eV and 0.0eV
- The mean free path in intrinsic CNT ( $L_{ceff}$ ) = 200.0nm
- The mean free path in p+/n+ doped CNT = 15.0nm
- The work function of Source/Drain metal contact = 4.6eV
- CNT work function = 4.5eV

The sizing of a CNFET is equivalent to adjusting the number of tubes. In this 7T CNTFET SRAM Cell Circuit design we have chosen 3 tubes for M1, M2 and M5 transistors, 1 tube for M4 and M7 transistors, 8 tubes for M3 transistor and 6 tubes for M6 transistor for proper functionality of the cell.

Read delay, defined as the time delay between 50% 'ReadSelect' activation to when the sense amplifier has reached 90% of its full swing, should be measured at the worst case scenario. Because of the asymmetry of the proposed 7T cell, the read path when  $Q = '1'$ , represents the worst case read delay. The read cycle improvement is based on two aspects of the memory cell operation. Firstly the ability to pre-charge 'ReadBit' line irrespective of the activity of the 'WriteBit' line and secondly device sizing of the read zero path containing transistors M3 and M6, with the pull-down transistor M3 of the second inverter INV2 made 8 times larger to provide a fast path to ground.

For a write operation, the write delay is defined as the time between the activation 50% of 'WriteSelect' to when 'Q' is 90% of its full swing. The write delay is approximately equals the propagation delay of INV1 and INV2.

Because the write power consumption for a conventional 6T cell is independent of the input data, the activity factor of discharging the bit line  $\alpha$  is equal to 1, because for any input data one of the bit lines is discharges. But this 7T CNTFET SRAM cell design uses only one bit line for writing and the discharging of the bit line 'Writedata' depends on the stored data, so the activity factor  $\alpha$  is definitely less than 1. Dynamic power reduction would result from the reduced switching activity during memory accesses. The 'WriteBit' line does not have to be pre-charged in preparation for the read operation and a write operation affects only a single bit line of the cell compared to both for the 6T CNTFET SRAM cell.

The 7T CNTFET SRAM circuit is successfully simulated using HSPICE and simulation waveforms are measured using the HSPICE Cscope. The Simulation waveforms for successive Writes and Reads are shown in Figure 4 and the simulation results of Dynamic Power and Read Delay are tabulated in Table 1. This circuit is verified by successfully writing the data "1010101" into the cell using 'WriteSelect' and 'WriteBit' signals, as shown by the waveform Q and

correspond successfully reading of the data using the signal 'ReadSelect' as shown by the signal 'ReadBit' in Figure 4. The Dynamic Power and Read delay of 7T CNTFET SRAM Cell is reduced by 37.2% and 38.6 % respectively compared to 6T CNTFET SRAM cell




Figure 5. 7T CNTFET SRAM Cell Simulation Results

Table 1. Simulation Results

Sl. No.	Parameter	6T CNTFET SRAM Cell	7T CNTFET SRAM Cell
1	Dynamic Power ( $\mu$ W)	8.75	5.495
2	Read Delay (pS)	5.87	3.604

## 6. CONCLUSIONS

Carbon-based devices show promising features, so that they are considered as potential candidates to replace silicon based MOSFETs in the future. In this paper a SRAM Cell is designed using CNTFETs at 32nm Technology to reduce write-power dissipation and to reduce the read delay. This 7T CNTFET SRAM Cell circuit uses extra one transistor compared to conventional 6T SRAM Cell to reduce write-power. This circuit is designed and simulated in



HSPICE using Stanford CNFET model at 32nm and simulated results are compared with the simulated results of 6T CNTFET SRAM cell. The Simulation results are tabulated in table 1. The results shows that the Dynamic Power and Read delay of 7T CNTFET SRAM Cell is reduced by 37.2% and 38.6 % respectively compared to 6T CNTFET SRAM cell. The results proved that this circuit reduces write-power and read-delay to the significant effect. This proposed cell can be used in design of CNTFET based low-power SRAM Memories.

## REFERENCES

- [1] Yeo, K.S. and Roy, K., Low-voltage, Low- power VLSI Subsystems, McGraw-Hill, New York, NY,2005.
- [2] Bhardwaj, M., Min, R. and Chandrasekaran, A.P. "Quantifying and enhancing power-awareness of VLSI systems", IEEE Trans. VLSI systems, Vol. 9 No. 6 pp. 757-72, 2001.
- [3] B. Yang and L. Kim, "A low-power SRAM using hierarchical bit line and local sense amplifiers," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1366–1376, Jun. 2005.
- [4] K. W. Mai, "Low-Power SRAM design using half-swing pulse-mode techniques," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp.659–1671, Nov. 1998.
- [5] S. Hattori and T. Sakurai, "90% write power saving SRAM using senseamplifying memory cell," IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 927–933, Jun. 2004.
- [6] A. Karandikar and K. K. Parhi, "Low power SRAM design using hierarchical divided bit-line approach," in Proc. Int. Conf. Comput. Des., 1998, pp. 82–88.
- [7] Patil, N., Lin A, Jie Zhang, Wong H.S.P., and Mitra, S., "Digital VLSI logic technology using Carbon Nanotube FETs: Frequently Asked Questions," 46th ACM/IEEE Design Automation Conference. Page(s): 304-309, Jul. 2009.
- [8] ITRS, "Process Integration, Devices, and Structures," [http://www.itrs.net/Links/2009ITRS/2009Chapters\\_2009Tables/2009\\_PIDS.pdf](http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_PIDS.pdf), 2009.
- [9] R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, and M. Radosavljevic, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 153-158, Mar. 2005.
- [10] Jie Deng, "Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors," Dissertation, June. 2007.
- [11] Sheng Lin, Yong-Bin Kim and Fabrizio Lombardi, "A New SRAM Cell Design Using CNTFETs," International SoC Design Conference. Volume 01, Page(s): 16S -171, 24-25 Nov. 2008.
- [12] Wei Wang, and Ken Choi, "Novel curve fitting design method for carbon nanotube SRAM cell optimization," IEEE International Conference on Electro/Information Technology (EIT), May 2010.
- [13] A K. Kuresh and Mohd. Hasan, "Performance comparison of CNFET and CMOS-based 6T SRAM cell in deep submicron," Microelectronics Journal archive, Volume 40, Issue 6, Pages 979-9S2, June 2009.
- [14] Haiqing Nan and Ken Choi "Novel CNFET SRAM Cell Design Operating in Sub-threshold Region Using Back-Gate Biasing," IEEE EIT Conference, May 2010.

- [15] Moradinasab M. and Fathipour M., "Stable, low power and high performance SRAM based on CNFET," 10th International Conference on Ultimate Integration of Silicon, Page(s):317-320, IS-20 March 2009.
- [16] Albert Lin, Gordon Wan, Jie Deng, and H-S Philip Wong, "A Quick User Guide on Stanford University Carbon Nanotube Field Effect Transistors (CNFET) HSPICE Model," 2008.
- [17] Jie Deng, and Wong H-S. P., "A Compact SPICE Model for Carbon Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part I: Model of the Intrinsic Channel Region," IEEE Transactions on Electron Devices, Vol 54, Issue 12, Page(s):3186-3194, Dec. 2007.
- [18] Jie Deng, "Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45nm node and carbon nanotube field effect transistors," Doctoral Thesis. Stanford University. June 2007.
- [19] J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Designer Perspective, Second Edition, Prentice-Hall, Upper Saddle River, NJ, 2003.
- [20] R. Aly, M. Faisal, and A. Bayoumi. "Novel 7T SRAM cell for low power cache design". In Proceedings of the IEEE SOC Conference, 171–174, 2005.
- [21] Stanford University CNFET Model website [Online]. Available : <http://nano.stanford.edu/model.php?id=23>.
- [22] Jie Deng, and Wong H-S. P., "A Compact SPICE Model for Carbon Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part II: Full Device Model and Circuit Performance Benchmarking," IEEE Transactions on Electron Devices, Vol 54, Issue 12, Page(s):3195-3205, Dec. 2007
- [23] J. Deng, H.-S. P. Wong, "A Circuit-Compatible SPICE model for Enhancement Mode Carbon Nanotube Field Effect Transistors," Simulation of Semiconductor Processes and Devices (SISPAD), 2006.
- [24] H.-S. P. Wong, A. Lin, J. Deng, A. Hazeghi, T. Krishnamohan, G.C. Wan, "Carbon Nanotube Device Modeling and Circuit Simulation," book chapter in A. Javey, J. Kong eds, "Carbon Nanotube Electronics," Springer, 2007.

**Author**

**Mr. S Rajendra Prasad** received his BTech in Electronics and Communication Engineering from SK University, AP and MTech from SV University, Tirupati, A.P. Presently he is pursuing Ph.D from JNTU, Hyderabad. He has Published 8 Research Papers in International/National Journals/Conferences. His areas of interest include Low-Power SRAM Design, Low-Power High-performance Digital Circuit Design, VLSI Circuits Design based on CNTFETs, Embedded Systems, Microprocessors and Microcontrollers.



**Dr. B K Madhavi** received Ph.D from JNTU, Hyderabad. She completed ME from BITS-PILANI in the specialization of 'Microelectronics'. She published 26 research papers in various National and International Journals and Conferences. Presently she is guiding 10 PhD Students and guided several BTech and MTech Projects. She is also reviewed research papers for IETE. She participated in several workshops, summer and winter schools, National, International conferences and also organized several National level workshops and seminars etc. Her research interest include Microelectronics (VLSI Design, Low Power VLSI, Mixed Signal Processing), Wireless communications.



**Dr. K Lal Kishore** is a Senior Professor in Electronics and Communications Engg. Department of JNTUH University, Hyderabad. He has more than 130 Research Publications to his credit so far. He has produced 10 Ph.Ds and many more Research Scholars are working under his Guidance. He has won First Bapu Seetharam Memorial Award and S.V. Aiya Memorial Award from IETE for Research Contribution, Best Teacher Award from Govt. of A.P and many more National Level Awards. He has over 33 years of Experience in Teaching and Research. He has implemented number of Research Projects and developed many Laboratories in the Department. He has Post-Graduate and Ph.D Degrees from Indian Institute of Science (I.I.Sc) Bangalore. He wrote Six Text Books, on Electronic Devices, Circuit Analysis, Linear I.C. Applications, Electronic Measurements and Instrumentation and VLSI Design. He had held number of administrative positions in the JNT University, Hyderabad including that of Rector, Registrar, Director, Academic and Planning, Director School of Information Technology, Principal etc.

