

Design of Near-Threshold CMOS Logic Gates

N. Geetha Rani¹, N. Praveen Kumar², Dr. B. Dr. B. Stephen Charles³
Dr. P. Chandrasekhar Reddy⁴ S.Md.Imran Ali⁵

¹Assistant Professor, ECE Department, Stanley Stephen College of Engineering & Technology, Kurnool, A.P., India

²Assistant Professor, ECE Department, Stanley Stephen College of Engineering & Technology, Kurnool, A.P., India

³Professor, ECE Department, Stanley Stephen College of Engineering & Technology, Kurnool, A.P., India ⁴Professor, ECE Department, JNTUH College of Engineering, Hyderabad, A.P., India

⁵ Assistant Professor, ECE Department, Stanley Stephen College of Engineering & Technology, Kurnool, A.P., India

ABSTRACT

Numerous efforts have made to balance the tradeoff between power consumption, area and speed of a design. While studying the design at the two extreme ends of the design spectrum, namely the ultra-low power with acceptable performance at one end and high performance with power within limit at the other has not made. One solution to achieve the ultra-low power consumption is to operate the design in sub-threshold region. The use of sub-threshold circuit designing in fast and energy efficient circuits is always needed in electronics industry especially in DSP, image processing and arithmetic units in microprocessors, where the low power is the primary concern and the delay can be tolerated. We design a simple CMOS inverter in weak inversion region (sub-threshold) and compare the power consumption with strong inversion region using Cadence 0.18 μ m Technology.

KEYWORDS:

Ultra low power, Sub-Threshold Region, CMOS

1. INTRODUCTION

Extreme CMOS scaling results in low threshold voltage and very thin oxide thickness for transistors manufactured in nanometer regime. As a result, reducing the sub-threshold leakage current and tunneling gate leakage currents has become one of the most important factor in the design of VLSI circuits. Scaling of CMOS circuits beyond the 65-nm technology node requires not only low threshold voltages to maintain the device switching speeds, but also ultra-thin gate oxides to maintain the current drive and keep threshold voltage variations under control when dealing with short-channel effects [1]. Low threshold voltage for a MOSFET results in an exponential increase in the sub-threshold leakage current, whereas ultra-thin gate oxide results in exponential increase in the tunneling gate leakage current. As leakage power dissipation gets increased, the area of the circuit increases in proportional. Since in many processors, caches

memory occupies about 50% of the chip area [2]. The leakage power of caches memory is one of the major sources of power consumption in high performance microprocessors. One way of reducing the sub-threshold leakage is to use higher threshold voltage MOSFET's in some parts of a design. While the tunneling gate leakage can be reduced by using high-dielectrics or multiple gate oxides in the design.

2. OVERVIEW OF TOTAL POWER CONSUMPTION

The total power in a CMOS circuit is given by Equation

$$P_{\text{Total}} = P_{\text{dynamic}} + P_{\text{static}}$$

$$P_{\text{Total}} = 1/2 C_L V_{\text{dd}}^2 \alpha f + I_{\text{sc}} V_{\text{dd}} + I_{\text{static}} V_{\text{dd}} \quad (1)$$

Where C_L is the load capacitance, f is the frequency of operation I_{sc} is the short circuit current and α is the activity factor. As can be seen from Equation (1) the total power consists of two major components: dynamic power and leakage power. Both these components reduce in magnitude as the supply voltage reduces.

The dynamic power consumption is mainly due to the charging and dis-charging of the capacitance and short circuit current. A short circuit current flows when the pull up and pull down networks in a CMOS circuit are simultaneously on and a direct path exists between the supply line and ground. Dynamic power is directly proportional to the square of the supply voltage. Therefore, dynamic power reduces in a quadratic manner when the supply voltage is reduced. Leakage power is dependent on the leakage current flowing in the CMOS circuit.

At super-threshold, the charging (or discharging) current is greater than the leakage current. Hence, dynamic power dominates over leakage power in super-threshold. At sub-threshold, the applied supply voltage is lower than the threshold voltage of the MOSFET. Due to its quadratic relation with supply voltage, dynamic power reduces drastically in sub-threshold. Also, leakage current is regarded as the conduction current in sub-threshold. Therefore, leakage power dominates than dynamic power in the sub-threshold region of operation [8].

3. LEAKAGE CURRENT COMPONENTS

The leakage current of a CMOS transistor consists of three major components

1. Junction tunneling current
2. Sub-threshold current and
3. Tunneling gate current

3.1 TUNNELING JUNCTION LEAKAGE CURRENT

In MOSFET, p-n junction gets formed in between regions of drain-body and source to body. Usually when diode is in reverse bias a small amount of reverse leakage current flows due to diffusion of minority carriers near the junction. Since this current is very small we can neglect it.

3.2 SUB-THRESHOLD LEAKAGE CURRENT

Sub threshold leakage is the current that flows in between drain to source of a MOSFET when the gate to source voltage is lower than the threshold voltage. The sub threshold leakage is modeled as

$$I_{sub} = A_{sub} \exp \left(\frac{q}{n_1 K T} (V_{GS} - V_{t0} - \gamma_1 V_{SB} + \eta V_{DS}) \right) * (1 - \exp(-q/K T V_{DS})) \quad (2)$$

Where $A_{sub} = \mu_0 C_o W / L_{eff} (KT/q)^2 e^{1.8}$, μ_0 is the zero bias mobility, C_o is the gate oxide capacitance per unit area, and W denote the width and L_{eff} effective length of the transistor, K is the Boltzmann constant, T is the absolute temperature, and q is the electrical charge of an electron. In addition, v_{t0} is the zero biased threshold voltage, γ_1 is the body-effect coefficient, η denotes the drain-induced barrier lowering (DIBL) coefficient, and n_1 is the sub threshold swing coefficient of the MOSFET.

3.3 TUNNELING GATE LEAKAGE CURRENT

Electron tunneling from the conduction band, which is only significant in the accumulation region, results in direct tunneling gate leakage current in NMOS transistors. In PMOS transistors, on the other hand, hole tunneling from the valence band results in the tunneling gate leakage current.

The tunneling gate current is composed of three main components:

1. gate-to-source and gate-to-drain overlap current
2. gate-to-channel current, part of which goes to the source while the remainder goes to the drain
3. gate-to-substrate current.

In CMOS technology, the leakage current flowing from gate to substrate is several orders of magnitude lower than the overlap tunneling and gate-to-channel current, while the overlap tunneling current dominates the gate leakage in the OFF state, gate-to-channel tunneling dominates the gate current in the ON state. Since the gate-to-source and gate-to-drain overlap regions are much smaller than the channel region, the tunneling gate current in the OFF state is much smaller than that in the ON state [6]. If silicon di-oxide is used for the gate oxide, PMOS transistors will have about one order of magnitude smaller gate leakage than NMOS transistors. Therefore, one may conclude that the major source of tunneling gate leakage in CMOS circuits is the gate-to-channel tunneling current of the ON NMOS transistors which can be modeled as [7]

$$J_{tunnel} = 4\pi m^* q / h_3 (KT)^2 (1 + \gamma KT / 2\sqrt{EB}) * \exp(E_F / KT - \gamma\sqrt{EB}) \quad (3)$$

Where $m^*(=0.19M_o)$ is the electron transfer mass and M_o is the electron rest mass. More over, h is Planck's constant, E_F is the Fermi level at the Si/SiO₂ interface, is the height of barrier, and γ is defined a

$$\gamma = 4\pi T_{ox} \sqrt{2m_{ox}} / h \quad (4)$$

Where $m_{ox}(=0.32M_o)$ is the effective electron mass in the oxide.

$$I_{on-sub} = I_0 \exp(V_{gs} - V_{th} / \eta V_T) \quad (5)$$

Where I_0 is the drain current when $V_{gs} = V_{th}$ given below

$$I_0 = \mu_{eff} C_{ox} (W/L_{eff}) (\eta - 1) V_T^2 \quad (6)$$

Where W is the width of the transistor, L_{eff} is the effective length, μ_{eff} is the effective mobility, C_{ox} is the oxide capacitance, η is the sub-threshold slope factor ($\eta = 1 + [C_d/C_{ox}]$). V_{th} is the transistor threshold voltage and V_T is the thermal voltage $V_T = (kT/q)$. As expected for diffusion current, equation (5) shows that I_{on-sub} depends exponentially on V_{gs} .

As it is clear that the transistor current I_{on-sub} in the sub-threshold region is exponentially dependent on V_{th} and supply voltage V_{dd} due to which power, delay and current matching between two transistors is also exponentially dependent on V_{th} and V_{dd} . This exponential dependence is a key challenge in designing circuits in sub-threshold. Some of the parameters that are affected by this challenge are process variations, noise margins, soft errors and output voltage swings. Therefore, when designing energy optimal sub-threshold circuits, these parameters play an important role.

The current in the sub-threshold region, also known as leakage current, is considered to be undesirable when operating the transistor in the super-threshold region. However, this current is quintessential as far as sub-threshold operation is concerned. Leakage current is utilized by sub-threshold circuits as their conduction current [24].

4.2 MINIMUM OPERATING VOLTAGE

For the correct functional operation of a sub-threshold logic circuit, the supply voltage V_{dd} should be higher than a certain minimum voltage (V_{min}). For bulk CMOS technology, the theoretical V_{min} is given as [19, 20],

$$V_{min} = 2V_T \ln\left(1 + \frac{S}{\ln 10 \cdot V_T}\right) \quad (7)$$

Where $V_T = kT/q$ is the thermal voltage, $k = 1.381 \times 10^{-23} \text{ J/K}$ is Boltzmann's constant, T is absolute temperature in Kelvin, $q = 1.602 \times 10^{-19} \text{ C}$ is electronic charge and S is the sub-threshold swing. From [21], S is degraded with the down-scaling trend of CMOS technology, which means that the reduced ratio of on-current I_{on} at $V_{gs} = V_{ds} = V_{dd}$ to off-current I_{off} at $V_{gs} = 0$ and $V_{ds} = V_{dd}$ in sub-threshold region ($V_{dd} < V_{th}$) causes smaller noise margins and possible functional logic failures at or below V_{min} .

4.3 DELAY

The delay of a gate in a sub-threshold circuit can be simply formulated from the CMOS gate delay equation [21],

$$t_d = K \cdot C_L V_{dd} / I_{on} \quad (8)$$

Where K is a fitting parameter and C_L is the load capacitance of the gate. If it is assumed that total sub-threshold current is equal to sub-threshold drain current (I_{sub}), we replace I_{on} with I_{sub} [22]

$$I_{sub}=I_0 10^{(V_{gs}-V_{th}+\eta V_{ds})/S} \cdot (1-e^{-V_{ds}/V_T}) \quad (9)$$

Where η is the drain-induced barrier lowering (DIBL) coefficient and I_0 is the drain current at $V_{gs} = V_{th}$ in the weak inversion [23].

$$I_0= \mu_0 C_{ox} \frac{W}{L} (m-1) V_T^2 \quad (10)$$

Where μ_0 is the zero bias electron mobility, C_{ox} is the oxide capacitance, and m is the sub-threshold slope coefficient. When $V_{gs} = V_{ds} = V_{dd} \gg V_T$ ($\approx 26mV$ at 300K), we get gate delay as,

$$T_d = (K \cdot C_L V_{dd}) / [I_0 10^{[(\eta+1)V_{dd}-V_{th}]/S}] \quad (11)$$

Thus, t_d is exponentially dependent on V_{dd} , V_{th} , η , and S .

4.4 ENERGY

Energy per cycle of a circuit is a key parameter for energy efficiency in ultra-low power applications. Because computing workload is characterized in terms of clock cycles, this measure directly relates energy consumption to the workload. Before considering the energy consumed by a circuit, we start by examining the total energy per cycle (E_{tot}) of a single gate, which is composed of dynamic energy (E_{dyn}) and leakage energy (E_{leak}):

$$E_{dyn}=\alpha_{0 \rightarrow 1} \cdot C_L \cdot V_{dd}^2 \quad (12)$$

$$E_{leak}=P_{leak} \cdot t_d = I_{off} \cdot V_{dd} \cdot t_d = K \cdot C_L V_{dd}^2 10^{-V_{dd}/S} \quad (13)$$

Where I_{off} (Static leakage power)= $I_0 10^{(-V_{th}+\eta V_{ds})/S}$, $V_{ds} \gg V_t$

$$E_{tot} = E_{dyn} + E_{leak}$$

$$E_{tot} = [\alpha_{0 \rightarrow 1} + K 10^{-V_{dd}/S}] C_L V_{dd}^2 \quad (14)$$

5. ADVANTAGES AND DRAWBACKS OF SUBTHRESHOLD OPERATION

The advantages of a circuit design approach that utilizes sub-threshold conduction are:

1. Power is significantly lower [17].
2. Device trans-conductance is an exponential function of V_{gs} , resulting in a high ratio of on to off current in a device stack. As a consequence, circuit noise margins are high.

3. Delay gets worse, but the overall PDP (Power-Delay Product) improves [17]. It has been shown [18] that we can obtain an improvement in the Energy-Delay product as well, by operating the circuit in the near-sub-threshold region.

The disadvantages of a sub-threshold design methodology are:

1. I_D exhibits an exponential dependence on temperature, requiring circuitry to compensate for this effect.
2. I_D is highly dependent on process variations. For example, small changes in V_{th} result in large changes in I_D due to the exponential dependence of I_D on V_{th} . We therefore require circuitry to compensate for this effect as well.

6. RESULTS




Figure1. Schematic of CMOS-Inverter




Figure2. Input and output waveforms of Inverter

Table1. Power Consumption and Delay of Inverter in Strong inversion and Sub-threshold Region

	Power Consumption	Delay
Strong Inversion Region	12.05 E-9W	10.1E-13
Sub-threshold Region	0.51 E-9 W	0.362E-12

7. CONCLUSION

In order to achieve ultra low power applications, circuits should be operated in near-threshold region .By this performance of the system will not be degraded. In this paper, we have operated the basic gate both in strong inversion region and in sub-threshold region. It is observed that the power consumption of the basic gate in sub-threshold region is very much less than in strong inversion region. The delay of the gate in sub-threshold is negligible compared to strong inversion operation.

REFERENCES

- [1] Y. Taur, "CMOS scaling and issues in sub-0.25 μ m systems," in Design of High-Performance Microprocessor Circuits, Chandrakasan, W. J. Bowhill and F. Fox, Eds. Piscataway, NJ: IEEE, 2001, pp. 27–45.
- [2] C. Molina, C. Aliagas, M. Garcia, A. Gonzalez, and J. Tubella, "Non redundant data cache," in Proc. Int. Symp.Low Power Electron.Des., 2003, pp. 274–277.
- [3] Dual-Tox technique for gate leakage reduction by R.Velagapudi
- [4] A dual dielectric approach for gate tunneling reduction in combinational circuits by S.P.Mohaty and E.Kougianos
- [5] R. Chau, S. Datta, M. Doczy, and J. Kavalieros, "Gate dielectric scaling for high-performance CMOS: From SiO to high-k," in Proc. Int. Workshop Gate Insulator, 2003, pp. 124–126.
- [6] Tunneling leakage current analysis and reduction for VLSI circuits by D.Lee and D.Blaauw
- [7] A predictably low Leakage ASIC design methodology by N.Jayakumar.
- [8] S. Hanson, B. Zhai, K. Bernstein, D. Blaauw, A. Bryant, L. Chang, K. K. Das, W. Haensch, E. J. Nowak and D. Sylvester, "Ultralow-voltage, minimum-energy CMOS," IBM Journal of Research and Development, vol. 50, no. 4-5, pp. 469–490, 2006.
- [9] A Silicon-Gate CMOS Frequency Divider for Electronic Wrist Watch by E.Virtoz, and F.Gerber
- [10] E. A. Vittoz, "The Electronic Watch and Low-Power Circuits," IEEE Solid-State Circuits Newsletter, vol. 13, no. 3, pp. 7–23, 2008.
- [11] C. H. I. Kim, H. Soeleman, and K. Roy, "Ultra-Low-Power DLMS Adaptive Filter for Hearing Aid Applications," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 6, pp. 1058–1067, 2003.
- [12] M. Seok, S. Hanson, Y. S. Lin, Z. Foo, D. Kim, Y. Lee, N. Liu, D. Sylvester, and D. Blaauw, "The Phoenix Processor: a 30pW Platform for Sensor Applications," in Proceedings of IEEE Symposium on VLSI Circuits, 2008, pp. 188–189.
- [13] M. Kulkarni, "A Reduced Constraint Set Linear Program for Low-Power Design of Digital Circuits, Master's thesis, Auburn University, Dept. of ECE, Auburn, Alabama, Dec. 2010.
- [14] M. Kulkarni and V. D. Agrawal, "A Tutorial on Battery Simulation - Matching Power Source to Electronic System," in Proceedings of 14th IEEE VLSI Design and Test Symposium, July 2010.
- [15] M. Kulkarni and V. D. Agrawal, "Energy Source Lifetime Optimization for a Digital System through Power Management," in Proceedings of 43rd IEEE Southeastern Symposium on System Theory, Mar. 2011, pp. 75–80.
- [16] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits," in Proceedings of IEEE, vol. 91, no. 2, pp. 305-327, 2003.
- [17] A low variation-tolerant Sub-threshold Design by S.Khatri

- [18] N. Jayakumar and S. P. Khatri, "Minimum energy near-threshold network of PLA based design," in Proceedings of IEEE International Conference on Computer Design.
- [19] J. Meindl and J. Davis, "The Fundamental Limit on Binary Switching Energy for Terascale Integration (TSI)," IEEE Journal of Solid-State Circuits, vol. 35, no. 10, pp. 1515–1516, 2000.
- [20] Theoretical and Practical Limits of DVS by D.sylvester
- [21] Device Scaling in Subthreshold Logic and SRAM by S.Hanson and M.Soek
- [22] Sub-Threshold Design for Low-Power Systems by Chandrakasan.
- [23] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," Proceedings of the IEEE, vol. 91, no. 2, pp. 305–327, 2003.
- [24] H. Kanitkar, "Subthreshold circuits: Design, Implementation and Application," A thesis in Kate Gleason College of Engineering Rochester Institute of Technology Rochester, New York, February 2009.