REALIZATION OF TRANSMITTER AND RECEIVER ARCHITECTURE FOR DOWNLINK CHANNELS IN 3-GPP LTE

S. Syed Ameer Abbas^{#1a}, J. Rahumath Nisha^{#1}, M. Beril Sahaya Mary^{#1}, S. J. Thiruvengadam^{#2b}

^aAssistant Professor, ^bProfessor [#]Department of Electronics and Communication Engineering ¹Mepco Schlenk Engineering College, Sivakasi- 626005, India ¹abbas_mepco@yahoo.com ²Thiagarajar College of Engineering, Madurai- 625015, India ²sitece@tce.edu

ABSTRACT

Long Term Evolution (LTE), the next generation of radio technologies designed to increase the capacity and speed of mobile networks. The future communication systems require much higher peak rate for the air interface but very short processing delay. This paper mainly focuses on to improve the processing speed and capability and decrease the processing delay of the downlink channels using the parallel processing technique. This paper proposes Parallel Processing Architecture for both transmitter and receiver for Downlink channels in 3GPP-LTE. The Processing steps include Scrambling, Modulation, Layer mapping, Precoding and Mapping to the REs in transmitter side. Similarly demapping from the REs, Decoding and Detection, Delayer mapping and Descrambling in Receiver side. Simulation is performed by using modelsim and Implementation is achieved using Plan Ahead tool and virtex 5 FPGA.Implemented results are discussed in terms of RTL design, FPGA editor, power estimation and resource estimation.

Keywords

PBCH, PMCH, PDCCH, PDSCH, PCFICH, OFDM, MBSFN, MBMS

1. INTRODUCTION

The LTE PHY is a highly efficient means of conveying both data and control information between an enhanced base station and mobile user equipment. LTE physical layer is quite complex and consists of mixture of technologies. LTE takes advantage of OFDMA, a multi-carrier scheme that allocates radio resources to multiple users. LTE standard has six physical layer channels namely, physical Hybrid ARQ Indicator Channel (PHICH), Physical Control format Indicator Channel(PCFICH), Physical Downlink Control Channel (PDCCH), Physical Broadcast channel (PBCH), Physical Multicast Channel (PMCH) and Physical Downlink Shared Channel (PDSCH) for downlink operation[1]. The control signals are transmitted at the start of each subframe.

LTE supports peak data rates of up to 100 Mbps on the downlink and 50 Mbps on the uplink when using a 20 MHz channel bandwidth.LTE supports both frequency-division duplex (FDD) and time-division duplex (TDD), as well as a wide range of system bandwidths in order to operate in a large number of different spectrum allocations. Throughout this specification, unless

DOI: 10.5121/vlsic.2013.4102

otherwise noted, the size of various fields in the time domain is expressed as a number of time units $T_s=1/(15000 \times 2048)$ seconds. Downlink and uplink transmissions are organized into radio frames with $T_f=307200xT_s=10$ ms duration. Two radio frame structures are supported and FDD type is adopted in this paper.Frame structure type 1 is applicable to both full duplex and half duplex FDD. Each radio frame is $T_f=307200xT_s=10$ ms long and consists of 20 slots of length $T_{slot}=15360xT_s=0.5$ ms, numbered from 0 to 19. A subframe is defined as two consecutive slots where subframe i consists of slots 2i and 2i+1.



Figure 1 Frame Structure for FDD

The transmitted signal in each slot is described by a resource grid of subcarriers and OFDM symbols. The resource grid structure is illustrated in Figure 2. The quantity $N_{\text{RB}}^{\text{DL}}$ depends on the downlink transmission bandwidth configured in the cell and shall full fill which is given in (1).

$$N_{\rm RB}^{\rm man,DD} \le N_{\rm RB}^{\rm DD} \le N_{\rm RB}^{\rm man,DD} \qquad \dots \dots (1)$$

 $N_{\rm RB}^{\rm min,\,DL} = 6$ and $N_{\rm RB}^{\rm max,DL} = 110$ are the smallest and largest downlink bandwidths, Where respectively, supported by the current version of this specification [1]. The number of OFDM symbols in a slot depends on the cyclic prefix length and subcarrier spacing configured. In case of multi-antenna transmission, there is one resource grid defined per antenna port. An antenna port is defined by its associated reference signal. The set of antenna ports supported depends on the reference signal configuration in the cell.Cell-specific reference signals support a configuration of one, or two antenna ports and the antenna port number shall fulfil 0 or 0 and 1 respectively. MBSFN reference signals are transmitted on antenna port 3.Each element in the resource grid for antenna port P is called a resource element and is uniquely identified by the index pair (k,l) in a slot where $k = 0, ..., N_{\text{RB}}^{\text{DL}} N_{\text{sc}}^{\text{RB}} - 1$ and $l = 0, ..., N_{\text{symb}}^{\text{DL}} - 1$ are the indices in the frequency and time domains, respectively. Resource blocks are used to describe the mapping of certain physical channels to resource elements. A physical resource block is defined as consecutive OFDM symbols in the time domain and consecutive subcarriers in the frequency domain. A physical resource block thus consists of product of the above two resource elements, corresponding to one slot in the time domain and 180 kHz in the frequency domain. Resource element groups are used for defining the mapping of control channels to resource elements. A resource-element group is represented by the index pair (k',l') of the resource element with the lowest index k in the group with all resource elements in the group having the same value of l. The set of resource elements (k,l) in a resource-element group depends on the number of cell-specific reference signals configured. Mapping of a symbol-quadruplet $\langle z(i), z(i+1), z(i+2), z(i+3) \rangle$ onto a resourceelement group represented by resource-element (k',l') is defined such that elements z(i) are

reference signals in increasing order of i and k. This paper is organized as follows: Section 2 discusses about the LTE Physical downlink channels and their functions. Section 3 describes the system model of transmitter and receiver for the Physical downlink channels based on 3GPP specifications. Section 4 discusses the proposed architecture for the SISO, MISO and MIMO transmitters and receivers. Section 5 gives the

mapped to resource elements (k,l) of the resource-element group not used for cell-specific

simulated and implemented results for the proposed system of transmitter and receiver. Finally this paper is concluded with section 6.



Figure 2 Downlink Resource Grid of LTE

2. LTE PHYSICAL DOWNLINK CHANNELS

The Physical Downlink Shared Channel (PDSCH) is used to send common user data and control information such as paging messages to all mobile devices operating within its coverage area. The user data is carried on the Physical Downlink Shared Channel. The PDSCH is utilized basically for data and multimedia transport. It is designed for very high data rates. Modulation schemes in PDSCH include QPSK, 16QAM and 64QAM. The PDSCH is the main data bearing channel which is allocated to users on a dynamic and opportunistic basis. In typical cellular systems the basic system information which allows the other channels in the cell to be configured and operated is carried by a Broadcast Channel. The Physical broadcast channel (PBCH) in LTE is Physical Broadcast Channel. This data are classified into two categories such as Master Information Block and System Information Block. PBCH is used to carry the system information to all mobile devices. The PBCH is transmitted using Space Frequency Block Code (SFBC), a form of transmit diversity, in case of multiple antennas thereby allowing for greater coverage. The PBCH is designed to be detectable without prior knowledge of system bandwidth and to be accessible at the cell edge.

Physical Multicast Channel (PMCH) is used for the multimedia data transport. Multimedia Broadcast and Multicast Services (MBMS) enables a set of eNBs to transfer information simultaneously for a given duration. This transmission is known as Multicast/Broadcast over a Single Frequency Network (MBFSN). Multimedia Broadcast Multicast Services (MBMS) are performed either in a single cell or a multi cell. Transmission of PDSCH and PMCH in the same subframe is not possible.The Physical Downlink Control Channel (PDCCH) is the most important control channel. The Physical Downlink Control Channel carries downlink control information, including downlink scheduling assignments, uplink scheduling grants and uplink power control commands. PDCCH carries the downlink resource allocation related to the Physical Downlink Shared Channel (PDSCH) which is a transport channel. The control information carried by PDCCH is known as Downlink Control Information (DCI) which is transmitted as an aggregation of Control Channel Elements (CCEs).

CCEs consists of Resource Element Groups (REGs) each containing four Resource Elements (REs) with a RE carrying two bits. PDCCH carries information about the Resource Block (RB) allocation, modulation, coding scheme and power control information. PDCCH occupies the first 1, 2, 3 OFDM symbols of a subframe. A cyclic redundancy check (CRC) bits are appended to the DCI for error detection

The Physical Control Format Indicator Channel (PCFICH) carries the information of number of OFDM symbols used by the PDCCH to carry the scheduling assignments and other control information. The information carried by the PCFICH is called as Control Format Indicator (CFI) and is located in the first OFDM symbol of each subframe. The CFI can take the values of 1, 2, 3 and 4 (Reserved) and are represented using two bits [2]. The Physical Hybrid Indicator Channel (PHICH) is the hybrid indicator channel indicates acknowledgement for the uplink channel PUSCH. The acknowledgement may be positive (ACK) or negative (NACK) depending upon whether the transmitted data is correctly received or not. If NACK is received then data should be retransmitted. Multiple PHICHs are mapped to the same set of resource elements (REs). This set of REs constitutes a PHICH group. The PHICHs within a PHICH group are separated through different orthogonal sequences. Each PHICH group is not dedicated to a single mobile, instead it is shared amongst eight mobiles, by assigning each mobile a different orthogonal sequence index. Together the PHICH group number and orthogonal sequence index are known as a PHICH resource.

3. SYSTEM MODEL

In LTE, the data which is given to the transmitter should experience the following channel processing steps. Figure 3 shows the channel processing steps of transmitter. Figure 4 shows the channel processing steps of receiver.



Figure 4 General Modules for Receiver

3.1 CHANNEL PROCESSING STEPS OF TRANSMITTER

3.1.1 Scrambling

The bit by bit code word is bit wise EX-OR ed with a cell specific scrambling sequence, which is a pseudo random sequence generated using a length 31 gold sequence generator. The cell specific sequence is used for the purpose of inter-cell interference rejection. The data which are to be transmitted are passed through this module initially [3]. It is the process of making the code as an unintelligible to the intruder. The scrambling is performed using (2)

$$\tilde{b}^{q}(i) = b^{q}(i) + c(i) \qquad \dots (2)$$

Where q represents the codeword, c is the gold sequence used, b is the encoded sequence. The gold sequence is generated using the formulae of (3), (4) and (5)

$$c(n) = (x_1(n+N_c) + x_2(n+N_c)) \mod 2 \qquad \dots (3)$$

$$x_1(n+31) = (x_1(n+3) + x_1(n)) \mod 2 \qquad \dots (4)$$

$$x_2(n+31) = \begin{pmatrix} x_2(n+3) + x_2(n+2) \\ + x_2(n+1) + x_2(n) \end{pmatrix} \mod 2 \qquad \dots (5)$$

where the first m-sequence shall be initialized with $x_1(0) = 1, x_1(n) = 0, n = 1, 2, ..., 30$. The initialization of the second m-sequence is denoted by $c_{\text{init}} = \sum_{i=0}^{30} x_2(i) \cdot 2^i$ with the value depending on the application of the sequence. In 4, $x_2(n)$ is varying for every channel.

Expressions (6),(7) and (8) are used to generate $x_2(n)$ for PDSCH, PBCH and PMCH respectively and the golden sequence $c_{(i)}$ is initialised for the channels PDCCH, PCFICH and PHICH by (9), (10) and (11) [6].

$$\begin{aligned} x_{2}(i) &= n_{RNTI} \cdot 2^{14} + q \cdot 2^{13} + \left\lfloor \frac{ns}{2} \right\rfloor \cdot 2^{9} + N_{ID}^{cell} \quad for \, PDSCH & \dots (6) \\ x_{2}(i) &= N_{ID}^{cell} \quad for \, PBCH & \dots (7) \\ x_{2}(i) &= \left\lfloor \frac{ns}{2} \right\rfloor \cdot 2^{9} + N_{ID}^{MBSFN} \quad for \, PMCH & \dots (8) \\ c_{init} &= \left\lfloor \frac{ns}{2} \right\rfloor \cdot 2^{9} + N_{ID}^{cell} \quad for \, PDCCH & \dots (9) \\ c_{init} &= \left(\left\lfloor \frac{ns}{2} \right\rfloor + 1 \right) \cdot \left(2N_{ID}^{cell} + 1 \right) \cdot 2^{9} + N_{ID}^{cell} \quad for \, PCFICH & \dots (10) \\ c_{init} &= \left(\left\lfloor \frac{ns}{2} \right\rfloor + 1 \right) \cdot \left(2N_{ID}^{cell} + 1 \right) \cdot 2^{9} \quad for \, PHICH & \dots (11) \end{aligned}$$

Where n_{RNTI} is the Radio Network Temporary Identifier, q refers to the codeword number, ns is slot number and N_{ID}^{cell} is the physical layer cell identity. N_{ID}^{MBSFN} is the MBSFN Area Identity for PMCH.

3.1.2 Modulation

In general LTE follows four different types of modulation techniques such as BPSK, QPSK, 16 QAM and 64 QAM. Channels and their corresponding modulation techniques are shown in Table 1.

Table 1 Channel and Modulations

Channels	Type of Modulation
PBCH,PCFICH,PDCCH	QPSK
PDSCH	QPSK, 16 QAM, 64 QAM
РМСН	QPSK, 16 QAM, 64 QAM
PHICH	BPSK

The scrambled sequence is then modulated to create a block of modulated symbols. In QPSK modulation pairs of bits are mapped to complex valued modulation symbols I+ jQ, as shown in Table 2 and hence the all the bits are converted to 16 complex modulated symbols. The outputs are represented by 16 bit numbers. Similarly the distributed arithmetic processing is applied for 16QAM, 64QAM [1].

b(i),b(i+1)	Ι	Q
00	$1/\sqrt{2}$	$1/\sqrt{2}$
01	$1/\sqrt{2}$	$-1/\sqrt{2}$
10	$-1/\sqrt{2}$	$1/\sqrt{2}$
11	$-1/\sqrt{2}$	$-1/\sqrt{2}$

Table 2 QPSK Modulation

3.1.3 Layer Mapping

The modulated symbols are then layer mapped to one or more layers depending upon the number of antenna ports selected .The complex modulated input symbols $d^{(0)}(i)$ are mapped to layers $x^{(0)}(i)$, $x^{(1)}(i)$,..., $x^{(v-1)}(i)$. The input symbols are mapped to layers according to the Table 3[1]

Number of layers	Layer mapping i=0,1,, M ^{layer} _{symb} -1
1	$X^{(0)}(i)=d^{(0)}(i)$
2	$\begin{array}{ll} X^{(0)}(i) = d^{(0)}(2i) & M^{layer}_{symb} = M^{(0)}_{symb}/2 \\ X^{(1)}(i) = d^{(0)}(2i+1) & \end{array}$
4	$\begin{array}{l} X^{(0)}(i) = d^{(0)}(4i) \\ X^{(1)}(i) = d^{(0)}(4i+1) \\ X^{(2)}(i) = d^{(0)}(4i+2) \\ X^{(3)}(i) = d^{(0)}(4i+3) \end{array} M^{layer} = M^{(0)}_{symb}/4 \end{array}$

Table 3 Layer Mapping to different layers

3.1.4 Precoding

The precoder takes a block from the layer mapper $x^{(0)}(i)$, $x^{(1)}(i)$,... $x^{(v-1)}(i)$, and generates a sequence for each antenna port, $y^{(p)}(i)$, p is the transmit antenna port number and is $\{0\},\{0,1\}$ or $\{0,1,2,3\}$ [4]. For transmission over a single antenna port processing is carried out by (12).

$$y^{(p)}(i) = x^{(0)}(i)$$
(12)

Precoding for transmit diversity is available on two or four antenna ports. In two antenna port precoding, an Alamouti scheme is used for precoding. This precoding procedure for two antenna case is defined by (13)

$$\begin{bmatrix} y^{(0)}(2i) \\ y^{(1)}(2i) \\ y^{(0)}(2i+1) \\ y^{(1)}(2i+1) \end{bmatrix} = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & 0 & j & 0 \\ 0 & -1 & 0 & j \\ 0 & 1 & 0 & j \\ 1 & 0 & -j & 0 \end{bmatrix} \begin{bmatrix} \operatorname{Re}\left(x^{(0)}(i)\right) \\ \operatorname{Re}\left(x^{(1)}(i)\right) \\ \operatorname{Im}\left(x^{(0)}(i)\right) \\ \operatorname{Im}\left(x^{(1)}(i)\right) \end{bmatrix} \qquad \dots (13)$$

For $i = 0, 1, ..., M_{symb}^{layer} - 1$ with $M_{symb}^{ap} = 2M_{symb}^{layer}$. During transmission on four antenna ports, $p \in \{0, 1, 2, 3\}$, the output $y(i) = \left[y^{(0)}(i) \ y^{(1)}(i) \ y^{(2)}(i) \ y^{(3)}(i)\right]^T$, $i = 0, 1, ..., M_{symb}^{ap} - 1$ of the precoding operation is defined by (14)

$$\begin{bmatrix} y^{(0)}(4i) \\ y^{(1)}(4i) \\ y^{(2)}(4i) \\ y^{(3)}(4i) \\ y^{(0)}(4i+1) \\ y^{(2)}(4i+1) \\ y^{(2)}(4i+1) \\ y^{(2)}(4i+1) \\ y^{(2)}(4i+1) \\ y^{(2)}(4i+2) \\ y^{(3)}(4i+2) \\ y^{(2)}(4i+2) \\ y^{(2)}(4i+2) \\ y^{(2)}(4i+3) \\ y^$$

3.1.5 Mapping to Resource Elements

The data channels modulated symbols are mapped to the resource element groups (REG), and data is mapped only in the first OFDM symbol of each subframe and are transmitted through the channel. To do this module the designer has know the row, column and slot value.

3.2 CHANNEL PROCESSING STEPS OF RECEIVER

3.2.1 Demapping From Resource Elements

While data is received on the antenna ports, the block of complex-valued symbols $y^{(p)}(0),..., y^{(p)}(M_{symb}^{ap}-1)$ shall be demapped in sequence starting with $y^{(p)}(0)$ from resource elements (k,l).

3.2.2 Decoding

The decoder takes as input a block of vectors $y(i) = \begin{bmatrix} ... & y^{(p)}(i) & ... \end{bmatrix}^T$, $i = 0,1,...,M_{symb}^{ap} - 1$ demapped from resources on each of the antenna ports, where $y^{(p)}(i)$ represents the signal from antenna port p and generates a block of vectors $x(i) = \begin{bmatrix} x^{(0)}(i) & ... & x^{(v-1)}(i) \end{bmatrix}^T$, $i = 0,1,...,M_{symb}^{layer} - 1$ for the delayer mapping. For reception on a single antenna port, decoding is defined by (15). Similarly for reception on two antenna ports, $p \in \{0,1\}$, the output of the decoding operation is defined by (16).

$$x^{(0)}(i) = y^{(p)}(i)$$
 ... (15)

$$\begin{bmatrix} \operatorname{Re}(x^{(0)}(i))\\ \operatorname{Re}(x^{(1)}(i))\\ \operatorname{Im}(x^{(0)}(i))\\ \operatorname{Im}(x^{(1)}(i)) \end{bmatrix} = \sqrt{2} \begin{bmatrix} 1 & 0 & 0 & 1\\ 0 & -1 & 1 & 0\\ j & 0 & 0 & -j\\ 0 & j & j & 0 \end{bmatrix} \begin{bmatrix} y^{(0)}(2i)\\ y^{(1)}(2i)\\ y^{(0)}(2i+1)\\ y^{(1)}(2i+1) \end{bmatrix} \qquad \dots (16)$$

3.2.3 Delayer Mapping

The complex-valued symbols for each of the code words to be received are demapped from one or several layers [5]. Complex-valued symbols $d^{(q)}(0),...,d^{(q)}(M_{symb}^{(q)}-1)$ for codeword q shall be demapped from the layers $x(i) = \begin{bmatrix} x^{(0)}(i) & \dots & x^{(\nu-1)}(i) \end{bmatrix}^T$, $i = 0,1,...,M_{symb}^{layer}-1$ where v is the number of layers and M_{symb}^{layer} is the number of symbols per layer. Delayer mapping for single antenna is defined by (17). Similarly for two antenna port, delayer mapping is defined by (18)

$$d^{(0)}(i) = x^{(0)}(i)$$
 with $M^{0}_{symb} = M^{layer}_{symb}$ (17)

$$d^{(0)}(2i) = x^{(0)}(i)$$
with $M^0_{symb} = 2M^{layer}_{symb}$ (18)

3.2.4 Demodulation

The complex-valued symbols $d^{(q)}(0),...,d^{(q)}(M_{symb}^{(q)}-1)$ of code word q, shall be demodulated using a demodulation scheme which is reverse of transmitter, resulting in a block of bits $\tilde{b}^{(q)}(0),...,\tilde{b}^{(q)}(M_{bit}^{(q)}-1)$

3.2.5 Descrambling

The demodulated symbols in a code word q, after descrambling results in the block of bits $b^{(q)}(0),...,b^{(q)}(M_{bit}^{(q)}-1)$, where $M_{bit}^{(q)}$ is the number of bits in code word q received on each control channels in one sub frame. The descrambling is defined by (19).

$$b^{(q)}(i) = \left(\tilde{b}^{(q)}(i) + c^{(q)}(i)\right) mod2 \qquad \dots \dots \dots (19)$$

where $c^{(q)}(i)$ is the generated pseudo random Gold sequence. The descrambling sequence is initialized with same values as that of the transmitter at start of each subframe.

4. NOVEL ARCHITECTURE OF PHYSICAL DOWNLINK CHANNELS FOR LTE

4.1 TRANSMITTER ARCHITECTURE

The transmitter side of the architecture consists of Scrambling, Modulation, Layer Mapping, Precoding and Mapping to the Resource Elements as shown in figure 6.



Figure 6 Parallel Processing Architecture of Transmitter for downlink Channels in LTE

Scrambling is common for all the six channels. For this the 32 bit input codeword is XORed with the 32 bit Gold sequence. Based on the type of modulation and transmitter diversity, the number of scrambling bits to be generated varies. The following Table 4 depicts the number of scrambling bits generated and so the number of Hardware lines. The PBCH, PCFICH and PDCCH channels employ QPSK modulation. For this, the maximum number of hardware lines is 8. The PDSCH and PMCH employ QPSK, 16QAM, 64QAM modulations. The maximum number of hardware lines required is 24 for PDSCH. Since PMCH is transmitted only on 4th antenna, the maximum number of hardware lines required is 8.

Channel	Type of	Layers	No. of Scrambling
	Modulation		bits to be
			generated
PBCH	QPSK	1/2/4	2/4/8
PDSCH	QPSK		2/4/8
	16 QAM	1/2/4	4/8/16
	64 QAM		6/12/24
PMCH	QPSK/16QAM/64	1	2/4/6
	QAM		
PCFICH	QPSK	1/2/4	2/4/8
PDCCH	QPSK	1/2/4	2/4/8
PHICH	BPSK	1/2/4	1

Table 4 Number of Scrambling bits generated

PHICH uses BPSK modulation. In modulation process, a pair of scrambled bit is converted to corresponding complex-valued modulated output.Layer mapping involves mapping of the modulated symbols to different layers. For SISO the modulated bits get transmitted as such, no mapping is needed. When two antenna ports are used, modulator output is layer mapped as a block of vector in two layers. When four antenna ports are used, modulator output is layer mapped as a block of vector in four layers. Precoding is the process of creating vectors for layer mapped data. Similar to layer mapping, precoding can also be performed on single, two or four layers. Precoded data are mapped to the LTE grid structure.

4.2 RECEIVER ARCHITECTURE

The receiver side of the architecture consists of Demapping from the Resource Elements, Decoding and Detection, Delayer Mapping and Descrambling as shown by the Figure 7. The receiver architecture is designed with two receiving antennas. When the transmitter diversity is SISO (1x1) or MISO (2x1 and 4x1) antenna 1 is enabled to receive. Similarly when MIMO (2x2 and 4x2) case occurs both the antennas are enabled to receive. In the receiver side, the first step is to demap the data from the grids.



Figure 7 Parallel Processing Architecture of Receiver for downlink Channels in LTE

After demapping the data from the grid, decoding is performed by the receiver. The output of the demapping module is given to a buffer in order to store 16 bit data for the SISO (1x1), MISO (2x1) and MISO (4x1). For MIMO(2x2) and MIMO(4x2) the buffer will store two segments of data in two layers. The data from the buffer module is given to the decoding. Based on the transmitter diversity the 16 bit data is stored for further processing. Detection process is performed by comparing the decoded results with the predefined modulation values and generating the resultant bits corresponding to the modulation scheme. The resultant bits are 2 for QPSK modulation, 4 for 16 QAM and 6 for 64 QAM modulations respectively. Demodulated and detected bits are concatenated to form a single layer in delayer mapping module. The descrambling is performed by XORing the detected bits with the same Gold sequence used in the transmitter and produces the original control and data messages.

5. RESULTS AND DISCUSSIONS

5.1 Simulation output for SISO transmitter

The Simulation output for the SISO transmitter for PDCCH channel is shown in Figure 8. The variables clk, rst, td, and 'mod_pdcch' are the inputs given. The PDCCH employs QPSK modulation. So based on the 'mod_pdsch' and td, the number of scrambling bits generated and the number of hardware lines varies. For QPSK 'scr_pdcch1' and 'scr_pdcch2' are made to generate the output thus giving 2 input bits to the modulation mapper to produce a single segment at a single clock cycle. Variable 'canc_pdcch' is the clock generated from the scrambling module. Scrambling output is directly given as the input to modulation module. Variable 'modpdcchpara1' is the modulated output of the modulation module which is given to the layer mapping module. The layer mapped output is given by 'layer1pdcch'. Layer mapped output is given to the

precoding module. The output of the precoding module is one segment represented as 'prelayer1_pdcch'. The final transmitted output through the antenna is given by 'transmit_0'. This explanation suits well for all the other channels.



Figure 8 Simulation result for SISO (1X1) PDCCH

5.2 Simulation output for MISO (2x1) transmitter

The simulation result for the transmitter using MISO (2x1) concept for PCFICH channel is shown in Figure 9. The variables clk, rst, td, and 'mod_pcfich' are the inputs given. For MISO (2x1) the process is similar to SISO (1x1).But in layer mapping same modulated data is layer mapped into two layers. The layer mapped output is given by 'layer1pcfich' and 'layer2pcfich'. Layer mapped output is given to the precoding module; the output is 'prelayer1_pcfich' and 'prelayer2_pcfich', which consists of two segments in two layers. The final transmitted output through the antenna is given by 'transmit_0' and 'transmit_1'. The above explained procedure is similar for all the other channels.

/combine/canc_pcfich	St1	п	hnnnn	hnnnn	hnnnn	hnnn	hnnn	hnnnn	hлл	ที่กาป	
/combine/scr_pcfich1	Sto			<u>п</u>			<u> </u>	1	1	1 - 7	
/combine/scr_pcfich2	StO	<u>آ</u> آ		i п			<u> </u>		h		
/combine/scr_pcfich3	StX								-		
/combine/scr_pcfich4	StX				L						
/combine/scr_pcfich5	StX								-		
/combine/scr_pcfich6	StX										
/combine/scr_pcfich7	StX										
/combine/scr_pcfich8	StX								-		
/combine/modpcfich	1011010010110100	lc	X X X		i1χ ;	1011)		X01	X1	Do	1001
/combine/modpcfich	****	I									
/combine/modpcfich	****							-			
/combine/modpcfich	****										
/combine/layer1pcfich	1011010010110100	I	∞		b11)	X1011.		b)01	X1	D11	0100
/combine/layer2pcfich	1011010010110100			<u> </u>	D11χ	X1011.	. X X X X1	þ X 01	X1	D11	0100
/combine/layer3pcfich	****										
/combine/layer4pcfich	****	I							-		
/combine/prelayer1	*****	×× XX	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	txxxx	\mathbf{x}	xxxx>
/combine/prelayer2	×××××××××××××××××××	×× XX	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	mm	ന്നാ	
/combine/prelayer3	××××××××××××××××××××										
/combine/prelayer4	*****		-					-			
/combine/transmit_0	0101000110110001	0000000000	\$101000	0101100	00)0111	XXXX		t x	İХ	\mathbf{x}
/combine/transmit_1	0111001010110010	000000000000000000000000000000000000000	\$101000	0101100	00		XXX		t x	ix 🗆	\mathbf{x}
/combine/transmit_2	*****	I							-		
/combine/transmit_3	××××××××××××××××××	I							-		
			1. 0		(0371)	DODIC		-	-		

Figure 9 Simulation result for MISO (2X1) PCFICH

5.3 Simulation output for MISO (4x1) transmitter

The simulation result of MISO (4x1) transmitter for PMCH channel is shown in Figure 10. The variables clk, rst, td, and 'mod_pmch' are the inputs given. For MISO (4x1) the process is similar to SISO (1x1). For PMCH channel the modulated data is layer mapped into a single layer. The layer mapped output is given by 'singlepmch'. Layer mapped output is given to the precoding module, the output is 'single_prepmch'. The final transmitted output through the antenna is given by 'transmit_3'.

		L														
_± 💎	/combine/td	101	101		_	<u> </u>										
- 👌	/combine/as_pmch	St1				i										
- 👌	/combine/canc_pmch	St1	M	תתת	лη	ļuu	hur	տի	MM	nnn	nnn	WW	nnn	nnn	nnn	nn
- 👌	/combine/scr_pmch1	St1	1	תת	ЛГ	i		_1								
- 👌	/combine/scr_pmch2	St1		ШЛ	ЛГ	٦										
- 👌	/combine/scr_pmch3	St1				jur		₋∟	лг			JUUU				
- 👌	/combine/scr_pmch4	St0					ட	ГЦГ								תת
- 👌	/combine/scr_pmch5	StX			-			_								
- 👌	/combine/scr_pmch6	StX			-			_								
• E 🔷	/combine/modpmchpara1	1011000000001110	1 01) (10			1		(01)						
	/combine/singlepmch	1011000000001110	<u>(10)</u>	01)		10)	\square	01		01)						
	/combine/single_prepmch	0000111000001110	<u>) (10)</u>	(01) (хt	(<u>)</u> (10)		01) ((01)					XXXX	
	/combine/transmit_0	1101100111000101	<u>1011111</u>	hanna	nn	Imm	10000	aapa	00000	0000000	000000	000000	000000		0000000	mm
	/combine/transmit_1	1101100111000101	<u>0 11 11</u>	hanna	nn	imm	pupp	aapa	00000	0000000	000000	000000	000000		0000000	mm
	/combine/transmit_2	1101100111000101	<u>1011111</u>	hanna	m	Imm	puput	aapa	00000						0000000	mm
€	/combine/transmit_3	1101100111000101	<u>0 () () (</u>	paaaa	m	ļmm	paaaa	aapa		0000000	000000	000000	000000			0000

International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.1, February 2013

Figure 10 Simulation result for MISO (4X1) PMCH

5.4 Simulation output for MIMO (2x2) transmitter

The simulation result for the MIMO (2x2) transmitter for channel PDSCH is shown in Figure 11. For MIMO (2x2) the number of scrambling bits to be generated is 4/8/12bits for QPSK/16QAM/64QAM modulations. For 64QAM, the scrambler module outputs are 'scr_pdsch1', 'scr_pdsch2', 'scr_pdsch3', 'scr_pdsch4', 'scr_pdsch5', 'scr_pdsch6', 'scr_pdsch7', 'scr_pdsch8', 'scr_pdsch9', 'scr_pdsch10', 'scr_pdsch11', 'scr_pdsch12'. Variable 'canc_pdsch' is the clock generated from the scrambling module. Scrambling output is directly given as the input to modulation module. Variable 'modpdschpara1' and 'modpdschpara2' are the modulated output of the modulation module which shows two different data to be given directly to the layer mapping module. The layer mapped output is given by 'layer1pdsch' and 'layer2pdsch'. Layer mapped output is given to the precoding module; the output is 'prelayer1_pdsch' and 'prelayer2_pdsch', which is of two different segments in two layers. The final transmitted output through the antenna is given by 'transmit_0' and 'transmit_1'.These explanations are similar for PBCH, PCFICH and PDCCH channels also.

/combine/canc_pdsch	St0	11111	սսսւ	ЛППП		10000	44444	цини	цηг	10004		ции	υц	ШШШ	ЦЦΙ	חחחח	ЦΠ	JUUL	10001	пппп	Ш
/combine/scr_pdsch1	St1		ուրո	ா		տո	л III III III III III III III III III I		лџг	டா	பா	ՄՄ	ய		Г	п_п	лμ	பப	UU	ஸ்ப	_
/combine/scr_pdsch2	St1		лцл					100	ூ	ா				տ	гЦ			տ	സ	ուո	Л
/combine/scr_pdsch3	St1		L	ா	ார	ഫ	าม	ர்ரா	ՄՆ	ппл	ப்பி	மா	Ш	பா	பாப				ொட	лЦЛ	Г
/combine/scr_pdsch4	St1				TTL -	ĹЛ	ட்டாட	ப்பட	տե			டா	பா	ՄՄ	Ц		ப்ப	ாட	ொ		٦
/combine/scr_pdsch5	StO	1 TT	பா			للللل	†n		лh				ய	பி	лЦ	ாட	ாட	ய	nn.		Л
/combine/scr_pdsch6	St1		பர்ப	பா	ຠຠຠ	ப்பட்ட		տո	տե	ாப				ЛГ	տի	டாட	ப்ப	Մ	U U		_
/combine/scr_pdsch7	St1	փող	டிய	பப		ىرىرىر	hur-	יווור†	ரு		பாப	ாட	ப	າທ	ரப	டா		ՄՄ	സ്	ப்ப	_
/combine/scr_pdsch8	St1		ார		பா	ίω—	մոր	<u> </u>				ப்ப	JUU	₋л−	Ц		_ப	സ്	സ	ru—	Г
/combine/scr_pdsch9	StO		ா					ய்பா	பா	பா		տ	_ா	பா	ւր	பா	ψп		ாடா	$-\tau$	Г
/combine/scr_pdsch10	St1		_ரா	ГЛ	ாட	⊥ாஸ	டாட	ட்ஸ	∽	பா		ຳກ	_ா		υŤ		uш	ாட	யா		Г
/combine/scr_pdsch11	StO		пцг	U	1			ຳກາກ	ЛЦГ	பா		யா		лл	лл	யி	ւռ		ഥ	டிருட	Г
/combine/scr_pdsch12	StO		டிப	ப			┶∩∟	<u>пл </u>	⊥∟			ப்ப	ហារ	uП		யாட	_hn	ாப		ாரு	Г
/combine/modpdsch	1000101001110110	DDD	\mathbf{x}	∞	∞	\mathbf{x}	$\infty \alpha$	∞	XC	∞	∞	\mathbf{D}	\mathbf{x}	∞	XX	∞	d D C	∞	∞	$\pi \alpha$	х
/combine/modpdsch	0010011101110110	DDD	∞	∞	∞	\mathbf{x}	∞	∞	$-\Sigma$	∞	∞	\mathbf{D}	\mathbf{x}	∞	X	∞		∞	∞	XXX	х
/combine/modpdsch	*****		-						-			-			-		-		<u> </u>	+	_
/combine/modpdsch	*****	+	-						-			-			-+		+		<u> </u>	+	_
/combine/layer1pdsch	1100010100000001	-000	∞	∞	∞		∞	∞	XC	∞	∞	\mathbf{x}	\mathbf{x}	∞	\mathbf{x}	∞	∞	∞	∞	x - x	х
/combine/layer2pdsch	0111011011000101	-000	∞	∞	∞		∞	∞	хĊ	∞	∞	\mathbf{x}	\mathbf{x}	∞	\mathbf{x}	∞	∞	∞	∞	XXX	х
/combine/layer3pdsch	*****	+						+	-			+			-		+		<u> </u>	+	_
/combine/layer4pdsch	*****	+						+	-			+			-		+		<u> </u>	+	_
/combine/prelayer1	*****	1+000	∞	XXX	$\infty \infty$	∞	∞	∞	XΦX	$\chi\chi\chi\chi$	$\infty \infty$	$\phi \infty$	∞	∞	xx	∞	XXX	∞	∞	apor	С
/combine/prelayer2	*****	1+000	∞	XXX	$\infty \infty$	∞		∞	XΦX	$\chi\chi\chi\chi$	$\infty \infty$	¢π	∞	m	xx	$\alpha \alpha$	XXX	∞	∞	apor	С
/combine/prelayer3	*****							+	-			+			-		-		<u> </u>	+	_
/combine/prelayer4	*****								-			-			-		-		<u> </u>	+	_
/combine/scr_pdsch13	StX	+	-			-			-			-			-		-		<u> </u>	+	—
/combine/transmit_0	1000010010110100		∞	XXX	$\infty \infty$		XXX	$\alpha \alpha \beta$	ЩΧ	XXXX	$\infty \infty$	¢Σ	∞	XXX	xΦ	$\alpha \alpha$	х¢х	XX	∞	apor	С
/combine/transmit_1	1000010001111011	\Box	(1. .X	XXX	XXXX	XXX	XXX	$\phi \infty \phi$	zфα	XXXX	$\infty \infty$	¢Σ	∞	XXX	х		хþх	202	x		С
/combine/transmit_2	****	+	-			-	-	-	-			-	-		-		-		i		—

Figure 11 Simulation result for MIMO (2X1) PDSCH

5.5 Simulation output for MIMO (4x2) transmitter

The simulation result for the MIMO transmitter of PBCH channel is shown in Figure 12.For QPSK, the scrambler module outputs are 'scr_pbch1', 'scr_pbch2', 'scr_pbch3', 'scr_pbch4', 'scr_pbch5', 'scr_pbch4', 'scr_pbch7', 'scr_pbch8'.Variable 'canc_pbch' is the clock generated from the scrambling module. Scrambling output is directly given as the input to modulation module. Variable 'modpbchpara1', 'modpbchpara2', 'modpbchpara3' and 'modpbchpara4' are

the modulated output of the modulation module which shows four different data to be given directly to the layer mapping module. The layer mapped output is given by 'layer1pbch', 'layer2pbch', 'layer3pbch' and 'layer4pbch'. Layer mapped output is given to the precoding module, the output is 'prelayer1_pbch', 'prelayer2_pbch', 'prelayer3_pbch' and 'prelayer4_pbch', which is of four segments in four layers. The final transmitted output through the antenna is given by 'transmit_0', 'transmit_1', 'transmit_2' and 'transmit_3'.



Figure 12 Simulation result for MIMO (4x2) PBCH

5.6 Simulation output for SISO (1x1), MISO (2x1) and MISO (4x1) Receiver

The Simulation output for the SISO (1x1), MISO (2x1) and MISO (4x1) receiver for PBCH channel is shown in Figure 13. The variables clk, rst, td, are the inputs given. The variables 'as_pdsch', 'as_pbch', 'as_pdcch', 'as_pcfich' and 'as_phich' are the antenna selection variables which has value 01 indicating single receiver antenna. The variable 'prelayer1pbch' is the output of the data demapping module, which exclusively demaps the received data from antenna. The variable 'singlepbch' is the decoded value for the PBCH channel. In detection module the variable 'singlepbchqpsk' is the output, which is of two bits for the PBCH channel. The variables 'delayersinglepbch' is the delayermapped value. The variables 'descr_pbch1' and 'descr_pbch2' are the variables indicating the descrambled bits for the channel PBCH. Similarly for PDCCH and PCFICH also. Since PDSCH employs QPSK, 16QAM and 64QAM modulations, the output of the detector module 'singlepdsch demod' consists of 2 bits/4 bits/6 bits for QPSK/ 16QAM modulations respectively. The variables 'descr pdsch1', /640AM 'descr pdsch2'. 'descr_pdsch3', 'descr_pdsch4', 'descr_pdsch5', 'descr_pdsch6', are the variables indicating the descrambled bits for the channel PDSCH.



Figure 13 Simulation output for SISO (1x1), MISO (2x1) and MISO (4x1) Receiver-PBCH

5.7 Simulation output for MIMO (2x2) and MIMO (4x2)

The Simulation output for the MIMO (2x2) and MIMO (4x2) receiver for PBCH channel is shown in Figure 14.The variable 'as_pbch' is the antenna selection variable which has value 10 indicating two antenna receivers. The variables 'prelayer1pbch' and 'prelayer2pbch' are the output of the data demapping module, which exclusively demap the received data from antenna. The variables 'prelayerpbch1_1decode', 'prelayerpbch1_2decode', 'prelayerpbch2_1decode' and 'prelayerpbch2_2decode' are the decoded values for the PBCH channel. In detection module the variable 'qpsk_prepbch1' and 'qpsk_prepbch2' are the output, which is of two bits for the PBCH channel. The variables 'delayersinglepbch' is the delayermapped value. The variables 'descr_pbch1', 'descr_pbch2', 'descr_pbch3' and 'descr_pbch4' are the variables indicating the descrambled bits for the channel PBCH. Similarly for PDCCH and PCFICH also.

PDSCH employs QPSK, 16QAM and 64QAM modulations. Each of the two output variables 'twopdsch_demod1' and 'twopdsch_demod2' of the detector module consists of 2 bits/4bits/6bits for QPSK/16QAM/64QAM modulations respectively. The variables descr_pdsch1, descr_pdsch2, descr_pdsch3, descr_pdsch4, descr_pdsch5, descr_pdsch6, descr_pdsch7, descr_pdsch8, descr_pdsch9, descr_pdsch10, descr_pdsch11, descr_pdsch12, are the variables indicating the descrambled bits for the channel PDSCH shown in Figure 15.

1			I						_		_						_			
•	/receive/td	110	110																	
	/receive/as_pbch	10	10																	
•	/receive/prelayer1p	1111111100000000	mm		2000		∞	2000				$^{\mathrm{DDDC}}$	$0 \square 0 $	0000				0000	\mathbf{m}	0000
•	/receive/prelayer2p	1110001110001110	20000		000	0000		2000		2000			0000	∞	∞		m - c	$\infty $	2000	000E
•	/receive/buffmap1p	0010100110101011	mm	2000	2000			2000		\mathbf{x}					0000				∞	000
± 🔶	/receive/buffmap2p	1110001101001011			2000	2000		$\neg m$		2000		$b \supset c$			$\infty $		∞		∞	0000
•	/receive/singlepbch	xxxxxxxxxxxxxxxxxxxx																		
± 🔶	/receive/prelayerpb	1011100001101110	xxxxx		2000		\mathbf{D}	2000		2000		bxxx			0000		∞		∞	
± 🔶	/receive/prelayerpb	1011100001101110	xboox		0000		n n	2000		∞		booc	$\alpha \alpha$	0000	$\infty \infty$	0000	bob	00000	2000	
•	/receive/prelayerpb	1101101000100011	ttoo							2000	$\infty \infty$	\mathbf{D}						∞	nn	
± 🔶	/receive/prelayerpb	1101101000100011	xxxxx	00000				∞		2000	$\infty \square C$	$\infty \sim c$	0000	\square			0000	∞	∞	0000
. 🔶	/receive/singlepbch	хх																		
± 🔶	/receive/qpsk_prep	00	10000	()00)11	()(10)	10))))	())00)1	()))10	(10))	0000	11)))1	b) (10) (00000	0(11)()	10) (10)		00)11)	(10) (1	2000	(00)(1)
•	/receive/qpsk_prep	00) 1000	10)11)	01)(10	()(10)00	1011	0011	D) (10)0) (10)(1	1)()()()1)	10) (10)	00 (10)	11))))0	1)10)))1	0)00)(1	0)11)))	01)(10)	10)00	10(11)
± 🔶	/receive/delayersing	1001	xbxxxx		0000			2000		2000	00000	bxxxx			0000			00000	2000	0000
- 🔶	/receive/dscr_pbch1	StO	111			лл	டா			ப	INT				ഫ	лп		படப	ூ	JUUI
- 🔶	/receive/dscr_pbch2	St1		h.		տու		JUU	in-		luuu	turu		ப	பப		עת		ோ	-UU
- 🔶	/receive/dscr_pbch3	St1				NLN	່ນມານ	ГП			LNN	100						ЪЪ	וורת	
- 🔶	/receive/dscr_pbch4	StO			บบ	IN	irin	υŪ		Ē	hrī		ιι			лл	hπ	лг		
- 🔶	/receive/canc_pbch	St1	տիսու	hnn	ww	hnn	hnnn	uuu	hnnn	www	hnnn	hnnn	ww	ww	ww	hhh	hnnn	h	ww	MN

Figure 14 Simulation output for MIMO (2x2) and MIMO (4x2) Receiver -PBCH

 /receive/td 	110	110																			
/receive/as_pdsch	10	10																			
/receive/mod_pdsch	01	01																			
 /receive/prelayer1p 	1110001010010101	2020	XXXX	XXXXX	X X X X	XXXX	m	n n	0000	∞	έχχ χ	İXXXX	XXXXX	XXX	IXXX	m	$\overline{n}\overline{n}$	0000	∞	axx	r
 /receive/prelayer2p 	1000110011001111	00000	∞	XXXX	∞		\mathbf{x}	boood			$\infty \infty$	XXXX	XXX	∞	$\overline{\mathbf{n}}$	tuu	boog	booot		$\infty \infty$	İX.
/receive/buffmap1p	0001111000000011	$\Box \infty$	∞	XXXX	X XX	nn	nn	\mathbf{n}	00000	00000	∞	XXXX	XXXX	mm	xxx	nn	$\mathbf{n}\mathbf{n}$	1000	0000	$\alpha \alpha \alpha$	ÍX.
/receive/buffmap2p	01111111100001111	αm	X X X X	X X X X	XXXX	IX XX	ir rr	mm	m n	XX X	IXXXX	XXXX	XXXX	IXXXX	IIIII	IIII	TIT	IIIII	I XXX		ÍΧ
 /receive/singlepdsch 	xxxxxxxxxxxxxxxxxx																				⊢
/receive/prelayerpd	0010111000111011	$\alpha \propto \alpha$	mm	XXXXX	XXXX	mm	mm	$\mathbf{n}\mathbf{n}$	0000	0000	<u>ixxx</u>	XXXX	XXXXX	XXXX	i nn	inn	nnr	n n	∞	αm	ÍX.
 /receive/prelayerpd 	0010111000111011	$\infty \infty$	∞	XXXX	XXX	m	$\overline{\mathbf{n}}$	$\overline{\mathbf{D}}$	00000	00000	∞	XXXX	XXXX	XXXX		tuu	boox	$b \supset cc$	00000	$\infty \infty$	ÍX.
/receive/prelayerpd	0001011101011111	00000	$\alpha \alpha$	XX XX	xxx	XX X	to a	$b \infty c$		000	$\infty \infty$	XXXX	XXXX	XXXX	\overline{n}	t nn	i m	b c c c c c c	0 00	$\alpha \propto$	İX.
 /receive/prelayerpd 	0001011101011111	$\infty \infty$	X XX	XX XX	XXXXX	XXX X	IX X	$\overline{\mathrm{mm}}$	∞	∞	XXXX	İXXXX	XXXX	XXXX	IIII	i III	i nn	10000	$\alpha \propto$	a x	ÍX.
 /receive/singlepdsch 	x00000X																				⊢
 /receive/twopdschd 	xxxxx00	∞	XXXX	X XXX	XXX X	XXX	nn	m	r m	∞	0000		XXX	XXXX	XXX	αα	2000	∞x	XXX	X XXX	χt
 /receive/twopdschd 	xxxxx01	XXX	XXX	XX X×.	X X	XXX X	XXX	xX X	200	X XX)×)	XXXX	XXX	1×1	XXX	XXX	X Xx	XXX	XXX	XX X×.	LΤ
/receive/pdsch_dela	xxxxxxxxx0110	00000	∞	XXXX	xxx	∞	$\overline{\mathbf{n}}$	b c c c c c c c c c c c c c c c c c c c	00000	00000	$\infty \infty$	xxx	XXXX	∞	$\overline{\mathbf{n}}$	tuu	$b \infty $	boood	00000	0000	İX.
/receive/dscr_pdsch1	St1		JUUU	huur			1	ກາວກ		LIIL	וררת	innn		ىرر	າກມ	ப்ப	ப்பட	лП	ாடா		Г
/receive/dscr_pdsch2	St0		Inn	JUUU		hr	່າທາ				ப்பட	1 L	JULU	டா	1 Jun		ากก		חחח	ഫ	Г
/receive/dscr_pdsch3	StX																				⊢
/receive/dscr_pdsch4	StX																				+
/receive/dscr_pdsch5	StX																				⊢
/receive/dscr_pdsch6	StX																				+
/receive/dscr_pdsch7	StO	IL IL IL I		່ທ່າງ		התחת	hп	־תתל	hn r			п		ட்டாடா	<u>س</u>	11		in n			Л
/receive/dscr_pdsch8	StO	L M M	Ľπ	است	Gu			ίπ.		ŪŪ	شري	້າມ	WT_	T	تت	ίι	trin	hin		ŪŪŪ	ŦĒ
/receive/dscr_pdsch9	StX																				+
/receive/dscr_pdsch10	SEX																				⊢
/receive/dscr_pdsch11	StX																				⊢
/receive/dscr_pdsch12	StX					<u> </u>	<u> </u>	<u> </u>			<u> </u>			<u> </u>	<u> </u>		<u> </u>	<u> </u>		—	+
 /receive/canc_pdsch 	StO	mm	hnn	hnn	hnnn	huuu	hnn	hnnn	hnnn	hhhh	hnnn	hnnn	hnnn	huuu	hnnn	hnnn	hnnn	hnn	hnn	nnn	λΛ

Figure 15 Simulation output for MIMO (2x2) and MIMO (4x2) Receiver - PDSCH (QPSK)

5.8 Implementation Results

Simulated programs are implemented on Plan Ahead 13.4 Virtex-5 board and the implemented results are discussed in terms of RTL Design, Power Estimation, Resource Estimation and FPGA Editor. Register-transfer-level abstraction is used in hardware description languages (HDLs) like Verilog and VHDL to create high-level representations of a circuit, from which lower-level representations and ultimately actual wiring can be derived. One of the peculiarities of the Plan Ahead tool is that it provides RTL elaboration capabilities to compile RTL source files in the project. The Figure 16 provides the RTL diagram of transmitter showing the different modules like scrambling, modulation, layer mapping, precoding and Resource element mapping. Inside various blocks we can see the Muxes, Look up tables, various interconnections and Gates. The Figure 17 provides the RTL diagram of receiver showing the different modules like descrambling, de modulation, delayer mapping, decoding and Demapping from the resource elements.

The resource estimation for the transmitter and receiver is shown in the Figure 18a and 18b. From the graphical representation it is clear that out of the total resources about 1% is used for registers, 6% for Look up tables, 10% for the slices, 15% for the IO, 21% for BUFG in transmitter side, 1% is used for registers, 25% for Look up tables, 36% for the slices, 7% for the IO, 15% for BUFG in receiver side .One of the peculiarities of the Plan Ahead software is that it performs power estimation to provide an early view of your design power distribution at the RTL level. The power estimation is a graphical representation of the total on chip power and its distribution to the device static, core dynamic, and I/O as shown in Figure 19a and 19b.The total on chip power of 1379 mw for the transmitter is distributed among I/O, core dynamic and Device static as 245mw, 459mw and 455. The total on chip power of 1263 mw for the receiver is distributed among I/O, core dynamic and Device static as 33mw, 777mw and 454 mw. The FPGA editor shows the placing and routing in the device xc5vlx50tff1134. The utilization of the IC is shown in the Figure 20a and 20b.



Figure 16 RTL Diagram of the Transmitter



International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.1, February 2013

Figure 17 RTL Diagram of Receiver



Figure 18a and 18b Resource utilization of the Transmitter and Receiver

Summary		Summary
Power estimation from RTL netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.	On-Chip Power 19% 100: 265 mW (19%) Core Dynamic: 659 mW (48%)	Power estimation from RTL netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation. On-Chip Power 37% 110: 33 mW 38 Core Dynamic: 777 mW
Total On-Chip Power:1379 mWJunction Temperature:52.3 'CThermal Margin:32.7 'C (19.7 W)Effective 93A:1.7 'C/WConfidence Level:Medum	48% 27% Cod:: 176 mW (27%) 73% Cod:: 483 mW (73%) 33% Device Static: 455 mW (33%)	Total On-Chip Power: 1263 mW 61% Junction Temperature: 52.1 °C Thermal Margin: 32.9 °C (19.8 W) Effective 93A: 1.7 °C/W Confidence Level: Medum Bow 20% Device Static: 454 mW (36%)

Figure 19a and 19b Power estimation of Transmitter and Receiver

International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.1, February 2013





Figure 20a and 20b FPGA editor of the Transmitter and Receiver

6. CONCLUSIONS

The transmitter architecture of LTE Physical Downlink channels consists of five steps namely Scrambling, Modulation, Layer Mapping, Precoding and Mapping to Resource Elements. Initially the single codeword say 32 bits is taken and is scrambled using gold sequence. The scrambled output is modulated by any one of the modulation scheme according to the information obtained from the higher layers. The modulated stream of bits is layer mapped according to the number of antenna ports present. The layer mapped output is precoded. Then precoded output is mapped to resource elements at the respective positions of each channel leaving space for reference and synchronization signals. The receiver architecture of LTE Downlink Physical channels consists of five steps namely Demapping from Resource Elements, Decoding, Detection, Delayer mapping and Descrambling. At receiver, the data is received from the grid and the reverse process demapping, decoding, detection, delayer mapping, for respective channels and finally descrambled to get the original transmitted codeword at all channel. The implementation of the transmitter and receiver architectures of all channels are carried by Verilog HDL programming and synthesized in Plan Ahead 13.4 with Virtex-5 specification. Simulation results and implementation results (RTL design, power estimation, resource estimation and FPGA editor) for transmitter and receiver of LTE downlink channels are discussed.

ACKNOWLEDGEMENT

The authors wish to express their sincere thanks to All India Council for Technical Education, New Delhi for the grant to do the project titled "Design of Testbed for the Development of Optimized Architectures of MIMO Signal Processing" (No: 8023/RID/RPS/039/11/12) .They are also thankful to the Management and Principal of Mepco Schlenk Engineering College, Sivakasi for their constant support and encouragement to carry out this part of the project work successfully.

REFERENCES

- [1] 3GPP TS 36.211," Evolved Universal Terrestrial Radio Access (E- UTRA); Physical Channels and Modulation (Release 8)".
- [2] S. J. Thiruvengadam, Louay M. A. Jalloul, "Performance Analyis of the 3GPP-LTE Physical Control Channels," EURASIP Journal on Wireless Communications and Networking, vol. 2010, Article ID 914934, 10 pages, Nov. 2010.

- [3] S .Syed Ameer Abbas, Geethu K .S, S.J Thiruvengadam, "Implementation of SISO Architecture for LTE Downlink Control Channels in Virtex 5", International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 5, May 2012.
- [4] S. Syed Ameer Abbas, A. Kanimozhi, S. J. Thiruvengadam, "Realization of the SISO Architecture for Downlink Data Channels of 3GPP-LTE using PlanAhead Tool and Virtex-5 Device", IFRSA International Journal Of Electronics Circuits And Systems IVol 1lissue 2lJuly 2012.
- [5] Abbas, S. S. A, Praba. R. L, Thiruvengadam. S. J, "PCFICH Channel Design for LTE using FPGA" in Proceedings of Recent Trends in Information Technology(ICRTIT) 2011 International Conference, pp 53-63, Chennai, Tamilnadu.
- [6] 3GPP TS36.212, "Evolved Universal Terrestrial Radio Access (EUTRA); Multiplexing and Channel Coding (Release 8)".

Authors

Mr.S.Syed Ameer Abbas has completed his M.E degree in Applied Electronics and now pursuing his Ph.D. in the area of VLSI Signal processing at Anna University, Chennai. At present he is working as Assistant profess or in ECE department, Mepco Schlenk Engineering College, Sivakasi Tamil Nadu, India. He has published more than 35 papers in International Journals, International and National Conferences. He has been as Principal Investigator and Co-ordinator for two AICTE projects.

Rahumath Nisha .J received the B.E degree in the department of Electronics and Communication Engineering. Now she is currently doing her M.E degree in Communication Systems in Mepco Schlenk Engineering College, Sivakasi, Tamilnadu, India.

Beril Sahaya Mary. M received the B.E degree in the department of Electronics and Communication Engineering. Now she is currently doing her M.E degree in Communication Systems in Mepco Schlenk Engineering College, Sivakasi, Tamilnadu, India.

Dr.S.J.Thiruvengadam has completed his Ph.D.in the area of Signal Processing and Post Doctoral Studies in MIMO Wireless Communications at Stanford University, USA. At present he is working as Professor, Electronics and Communication Department, Thiagarajar College of Engineering, Madurai, Tamil Nadu, India. He has published papers in more than 12 International journals and 60 International Conferences. He has been as Principal Investigator for more than 10 Government Projects.







