

SMART MULTICROSSBAR ROUTER DESIGN IN NOC

Bhavana Prakash Shrivastava¹ and Kavita Khare²

¹Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India

sonibhavana1@gmail.com

² Department of Electronics and Communication Engineering, Maulana Azad National Institute Of Technology, Bhopal, India

kavita_khare1@yahoo.co.in

ABSTRACT

This paper gives the innovative idea of designing a router using multicrossbar switch in Network on Chip(NoC) . In Network-on-Chip architectures the input buffer can consume a large portion of the total power. Eliminating all input buffer would result in increased power consumption at high load, while reducing the size of input buffer degrades the performance. In this paper we have proposed a multicrossbar router design using elastic buffer by combining the advantage of both buffered and buffer less network. In the proposed design Power Delay Product is reduced by around 37.91% as compared to baseline router.

KEYWORDS

Network on chip, Virtual Channel, Virtual Allocator, Elastic Buffer, Power Delay Product (PDP).

1. INTRODUCTION

As the technology increases in order to improve the performance of future multi-cores the researcher reduce the wire delay[1]. Insertion of buffer reduce wire delay as a result power consumption increases. In order to solve these wire delay and scalability issues, researchers suggested the use of a packet based communication network which is known as Network-on-Chip (NoC)[2,3]. One of the major research challenges currently faced by NoC designers is that of power dissipation, Power is dissipated by the NoCs in communicating data across the links as well as in the storage and switching functions within the routers [4,5]. Researchers have shown that almost 46% of the router power was consumed by the input buffers. Here elastic buffer (EB) flow control utilizes existing pipeline flip-flops in the channels to implement distributed FIFOs, eliminating the need for input buffers at the routers[6]. In the proposed design the in place of single crossbar ,muticrossbar switch is used. The multi-crossbar configuration provides the lower area due to split crossbars, reduces delay due to shorter path lengths and higher throughput due to selective merging of different output ports. Here performance is evaluated on the basis of power and delay product.

2. RELATED WORK

Different techniques have been proposed to reduce or eliminate the size of input buffers. Initially iDEAL, a low-power area-efficient NoC ia achive by reducing the number of buffers within the router[9]. Other designs targeting power saving with router design have different approaches. A dynamic buffering resources allocation design named ViChaR (Virtual Channel Regulator) focuses on efficiently allocating buffers to all virtual channels, by deploying a unified buffering unit instead of a series of separated buffers, and minimizing the required size[10]. Another approach utilizing channel buffering is the Elastic Channel Buffers (ECB), which replaces the repeaters with flip-flops, and eliminates the router buffers altogether [6]. Other bufferless

networks such as FlitBLESS [7] and SCARAB [8] adopt either deflecting or dropping conflicting packets, thereby reducing the latency and power, while sustaining throughput at low network loads while at higher network loads, these networks suffer deflection/dropping leading to an increase in power consumption. The crossbar within the NoC has also received a lot of attention due to area overhead and power consumption. Researchers have proposed crossbar optimizations that reduced the power consumption and area overhead and channel buffer organization. In the proposed design elastic buffer multicrossbar router is implemented in which elastic buffer is used for storage, single channel, and multicrossbar configuration is defined.

3. ARCHITECTURE OF BASELINE ROUTER

A router in NoCs consists of buffers, switches, and control units which are required to store and forward flits from the input ports to the desired output ports. The architecture is actually similar to that of modern routers, but with smaller area and buffer size. Figure 1 shows a NoC 16 buffer slots per input port. The buffer slots are divided into four queues, and each queue is called a virtual channel (VC) [11,14]. There are four cardinal input ports and output ports connected from and to +x, -x, +y and -y directions. The last pair of input/output ports are connected from and to the processing element (PE). The four VCs are sandwiched between the de-multiplexer connected to the input port, and the multiplexer connected to the crossbar. Each input unit can communicate with router, virtual-channel allocator, and switch allocator [13], which are responsible for Routing Computation (RC), Virtual-Channel Allocation (VA), and Switch Allocation (SA), respectively. The crossbar is controlled by the switch allocator for correctly connecting input ports to output ports [12].




Figure: 1 Base Line Router

4. PROPOSED ELASTIC BUFFER MULTICROSSBAR DESIGN

In the proposed multicrossbar router shown in Figure: 2 single cross bar is split into four smaller crossbars to reduce area and delay. The division of the 4 crossbars are along the 4 quadrants: (+x, +y) [North-East], (-x, -y) [South-West], (-x, +y) [North-West] and (+x, -y) [South-East]. The packet arrives from +x direction into I_0 , indicating that the quadrant is (x+, y+). This packet can be routed to either O_0 (+x direction) or O_2 (+y direction) using the North-East crossbar. Similarly, if the packet arrives from +x direction from I_0 direction into the South-East crossbar, then the possible outgoing directions will be O_0 and O_3 , indicating that the destination quadrant is (x+, y-).

Therefore, by limiting the crossbar connections and combining select crossbar outputs, we adaptively provide more opportunities for the output ports to be occupied than a conventional crossbar. The multi-crossbar configuration provides lower area due to split crossbars, reduce delay due to shorter path lengths and higher throughput due to selective merging of different output ports.




Figure: 2 Proposed Elastic Buffer Router Using Multicrossbar

The function of processing element is to give feedback from output to input to show whether the flit is valid or not. Buffers are in which the data moves serially as the virtual channel is eliminated so the virtual allocator stage is eliminated. Switch arbiter (SA) is modified to make control over the Demux and Mux to maintain the correct packet flow in the crossbars.

4.1. Elastic buffer

Elastic buffers (EBs) is an efficient flow-control scheme that uses the storage already present in pipelined channels instead of input virtual-channel buffers(VCBs). Removing VCBs reduces the area and power consumed by routers, but prevents the use of virtual-channel.

4.1.1 Elastic Buffer Channel

Here elastic buffer channel is discussed. EB channel is implemented by using Dflip-flop (DFF) and control logic. Dflip-flop (DFF) shown in Figure: 3(a) is implemented using master slave flip flop. EBs shown in Figure: 3(b) use a ready-valid handshake to advance a flit (flow-control digit). An upstream *ready* (R) signal indicates that the downstream EB has at least one empty storage location and can store an additional flit. A downstream *valid* (V) signal indicates that the flit currently being driven is valid. A flit advances when both the ready and valid signals between two EBs are asserted at the rising clock edge.




Figure: 3(a) DFF (D-flip flop) using master slave FF




Figure: 3(b) Elastic buffer




Figure: 3(c) FSM of EB Control Logic

Figure: 3(c) shows the expanded view of the EB control logic as a FSM for two-slot EBs. Elastic buffer works on the phenomenon of handshaking. EB channels feature provides multiple EBs to form a distributed FIFO.

4.1. Comparative Analysis

The comparison between the two routers is compared on the basis of parameters. The comparative table shown below in Table: 1

Table: 1 Comparison table between the baseline router and proposed router.

Parameters	Baseline Router	Proposed multicrossbar Router
Buffered	Buffered	Both buffered and buffer less
Number of crossbar used	One	Four
Type of Buffer	Virtual Channel	Elastic buffer
Handshaking	No	Yes
Probability of data lost	High	Negligible
Speed	Slow	Fast

5. SIMULATION AND RESULTS

Implementation is done in cadence virtuoso at 180nm. All the parameters are set at the time of simulation. The delay and average power is calculation is done. Delay of proposed router as compare to base line router is reduced to 51.37% % at the cost minimal increase in power as shown in Table 2. This minimal increase in power is due to multicrossbar switches. The overall performance gets increases due to the reduction of PDP by 37. 91%.

Table 2 shows the comparison based on the delay and total average power and PDP.

Router Design	Delay(nsec)	Total average power(μ W)	Power delay product(Femto watt sec)
Baseline Router	4.117	194.6	801.16
Proposed elastic buffer multicrossbar router	2.002	290.2	580.98




Figure: 4 Implemented Circuit of Proposed Router in Cadence




Figure: 5 Simulation of Proposed Router




Figure: 6 Total power calculation of Proposed Router




Figure: 7 Delay calculation of Proposed Router

6. CONCLUSION

In this paper we evaluate the performance of crossbar organization using multi cross bar router design using elastic buffer with an objective of reducing delay. The proposed design shows the power delay product reduction by 37.91% and delay reduction of 51.37% compare to baseline router design result in increase in performance. With the proposed design we conclude that the advantage of both buffered and buffer less is achieved. At low traffic flit traverse from the first multicrossbar and at high traffic flit traverse using elastic buffer via secondary multi-crossbar .In multi-crossbar configuration due to split of crossbars ,delay is reduced. Higher throughput is achieved due to selective merging of different output ports. Elastic buffer is enough to store a number of flit on each port with accuracy as it works on handshaking principle. It is concluded from the above discussion that proposed router design using multicrossbar provide better performance as compared to baseline router design.

REFERENCES

- [1] R. Ho, K. W. Mai, and M. A. Horowitz (2001) "The future of wires," Proceedings of the IEEE, vol. 89, pp. 490–504.
- [2] L. Benini and G. D. Micheli (2002) "Networks on chips: A new paradigm," IEEE Computer, vol. 35, pp. 70–78.
- [3] W. J. Dally and B. Towles(2001) "Route packets, not wires," in Proceedings of the Design Automation Conference (DAC), Las Vegas, NV, USA, June 18-22.
- [4] J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and L. S. Peh(2007) "Research challenges for on-chip interconnection networks," IEEE Micro, vol. 27, no. 5, pp. 96–108.
- [5] S. Heo and K. Asanovic(2005) "Replacing global wires with an on-chip network: A power analysis," in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), San Diego, CA, USA, pp. 369–374.
- [6] George Micheliogiannakis, James Balfour and William J. Dally(2008) "Elastic-Buffer Flow Control for On-Chip Networks," IEEE micro pp.151-162

- [7] T. Moscibroda and O. Mutlu(2007) "A case for bufferless routing in on-chip networks," in Proceedings of the 36th annual International Symposium on Computer Architecture
- [8] M. Hayenga, N. E. Jerger, and M. Lipasti(2009) "Scarab: A single cycle adaptive routing and bufferless network," in Proceedings of the 42nd AnnualIEEE/ACM International Symposium on Microarchitecture.
- [9] A. K. Kodi, A. Sarathy, and A. Louri(2008) "ideal: Inter-router dual-function energy- and area-efficient links for network-on-chip (noc)," in Proceedings of the 35th International Symposium on Computer Architecture Beijing, China, pp. 241–250.
- [10] C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das(2006)"ViChaR: A dynamic virtual channel regulator for network-on-chip routers," in MICRO'39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 333–346.
- [11] P. Guerrier and A. Greiner(2000)"A generic architecture for on-chip packet-switched interconnections," in DATE '00: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 250–256.
- [12] S. Borkar(1999) "Design challenges of technology scaling," IEEE Micro, vol. 19, pp. 23–29.
- [13] D. U. Becker and W. J. Dally, "Allocator implementations for networkon-chip routers," in SC '09: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, 2009, pp.1–12.
- [14] R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in ISCA '04: Proceedings of the 31st Annual International Symposium on Computer Architecture,Jun. 2004, pp. 188–197.

Authors Biography

Bhavana Prakash Shrivatava received her degree in Electronics and Communication Engineering in 2003, M.Tech. degree in Digital Communication Systems in2007.Now she is persuing her Ph.D degree in VLSI design under the guidance of Dr.Kavita Khare. She is working as Assistant Professor in Electronics and Communication Engineering in MANIT, Bhopal. Her fields of interest are VLSI design and Communication Systems and networking.She is fellow of IEEE (India).



Kavita Khare received her B.Tech degree in Electronics and Communication Engineering in 1989, M.Tech. degree in Digital Communication Systems in 1993 and Ph.D. degree in the field of VLSI Design in 2005. She has nearly 100 publications in various international conferences and journals. Currently, she is working as Professor of Electronics and Communication Engineering in MANIT, Bhopal. Her fields of interest are VLSI design and Communication Systems. Her research mainly includes design of arithmetic circuits and various communication algorithms related to synchronization, estimation and routing. Dr. Khare is a Fellow IETE (India) and Life Member ISTE.

