AN EFFICIENT MULTI RESOLUTION FILTER BANK BASED ON DA BASED MULTIPLICATION

Namitha Jose M¹ and U Hari²

¹PG student Department of ECE ²Asst. Professor Department of ECE

ABSTRACT

Multi-resolution filter bank (MRFB)-based on the fast filter bank design can be used for multiple resolution spectrum sensing. MRFB overcomes the constraint of fixed sensing resolution in spectrum sensors based on conventional discrete Fourier transform filter banks (DFTFB) without hardware re-implementation. Multipliers have a greater impact on complexity and performance of the design because a large number of constant multiplications are required in the multiplication of filter coefficients with the filter input. Modified multiplier architecture Distributed Arithmetic(DA) is used to improve the efficiency

KEYWORDS

Filter Bank, MRFB, Multipliers, DA Based Multiplication

1. INTRODUCTION

A filter bank is an array of band-pass filters that separates the input signal into multiple components. Signal processing systems needs more room to store data during the processing, transmission and reception. In order to reduce the data to be processed, save storage and lower the complexity, multi rate sampling techniques were introduced to achieve these goals. The conventional method for sensing the multiple bandwidth channels is to have a fixed sensing resolution using discrete Fourier transform filter banks (DFTFB), where resolution is fixed as per the bandwidth of the channel that has the smallest bandwidth among all the channels of multiple standards. This method will sense a wider bandwidth channel by adding together the smaller bands of fixed resolution. But when the input signal is having channels of varying bandwidths, the conventional method of fixed sensing using the smallest sensing resolution becomes complex as the method needs to utilize the most stringent specification for a relaxed bandwidth. This will increase the dynamic power and delay in obtaining the output. The proposed MRFB-based spectrum sensor can adapt to different sensing detection bandwidths for wideband spectrum sensing without hardware re-implementation.

The proposed MRFB for spectrum sensing is a low complexity filter design approach based on FFB [2], with variable sensing resolution.FFB is a low complexity filter bank [2], proposed as an alternative to DFTFBs. The FFB consists of several sub filters of lower order arranged in a tree fashion. The FFB makes use of a technique called as frequency response masking (FRM) [4]. The basic idea behind the FRM technique [4] is to compose the overall sharp transition-band filter

DOI: 10.5121/vlsic.2014.5307

using several wide transition-band sub filters. However, the reconfigurability potential of FFB is hardly exploited in literature. In the proposed MRFB architecture, we modify the FFB design, by incorporating reconfigurability to each of the sub filters for varying the sensing resolution in MR.

FFT provides the means to reduce the computational complexity of the DFT from order (N^2) to order $(N \log_2(N))$, it is often desirable to do FFT-based processing for DSP systems.

A. Dft Fb

DFB[7] consists of a set of filter banks as shown in the figure. The process of decomposition performed by the filter bank is called *analysis* (meaning analysis of the signal in terms of its components in each sub-band); the output of analysis is referred to as a sub band signal with as many sub bands as there are filters in the filter bank. The reconstruction process is called *synthesis*, meaning reconstitution of a complete signal resulting from the filtering process.

But the disadvantage of the DFB is that all the filter banks should be active for all the time and the resolution also should be maintained according to the smallest bandwidth.



Fig. 1: Basic Block Diagram of a DFT based Filter Bank



Fig. 2: MRFB Architecture

 TABLE I

 USING MRFB FOR RE-CONFIGURABILITY WITH SELECT(S) AND ENABLE(EN) SIGNALS

S[1:0]	En[0:2]	No. of Channels
11	111	16(BW=0.05)
10	110	4(BW=0.1)
01	100	2(BW=0.2)
00	000	1(BW=0.4)

B. Multi Resolution Filter

The FFB is suitable for the design of filter banks due to its reduced complexity [2]. The FFB follows a tree structure and it can be decomposed into several stages. For a k-stage FFB, we can realize 2^k channels. The sub filters $H_{ij}(z)$, where j > 0 are modulated versions of prototype filter and together they form the basic structure of FFB. Each stage is interpolated by a factor M and we can get both the original and complementary responses from each stage. A complementary filter can be obtained by subtracting the output of the (M+1) band response from a suitably delayed version of the input. If each of these (M+1) bands is masked using suitably designed

masking filters in k-1 stages, we can obtain 2^k channels. In this paper, reconfigurability is incorporated into FFB architecture so that the filter response can be changed by varying the interpolation value according to the resolution required in the spectrum sensor. Using the proposed spectrum sensor, the sensing resolution can also be changed using software reconfiguration.

Figure 2 shows an 8-channel MRFB architecture and Table I describe how channel bandwidth is modified with select (S) and enable signals (En).



Fig. 3: Reconfigurable Filter Architecture for first stage

The length of the filters can be obtained from the expression (1).

$$N = \frac{-2\log_{10}(10*\delta_p*\delta_s)}{3(f_{sb} - f_{pb})} - 1$$
(1)

The reconfigurable architecture for the first stage is shown in Fig 3. The FFB is realized in the form of a system of filters organized in a parallel tree structure.

2. MODIFIED MULTIPLIER ARCHITECTURE

Multipliers are one of the most important arithmetic units in filter banks. Due to their complex structure multipliers are the major source of power dissipation in such systems. The speed of multiplier also limits the system performance. With the advance of VLSI technology, the size of transistors becoming smaller and smaller, so that more number of transistors can be integrated into same silicon area to achieve high functionality density and performance. On the other hand higher transistor density also leads to higher power density. Various research works aiming at reducing the power consumption or the speed have been reported.

3. DISTRIBUTED ARITHMETIC BASED MULTIPLICATION

The multiplier block of the digital FIR filter in its transposed form involves the multiplication of filter coefficients with the filter input [11].



Fig. 4: DA Block Diagram

The multiplication of filter coefficients with the input data is generally implemented under a shift adds architecture where each constant multiplication is realized using addition/subtraction and shift operations in an MCM operation[12]. The basic idea is to replace all multiplications and additions by a table and a shifter-accumulator.

$$y = \langle c, x \rangle = \sum_{n=0}^{N-1} c[n]x[n] = c[0]x[0] + c[1]x[1] + \dots + c[N-1]x[N-1]$$

$$y = \langle c, x \rangle = \sum_{b=0}^{B-1} 2^{b} \sum_{n=0}^{N-1} c[n] \times x_{b}[n]$$
(2)
(3)

DA relies on the fact that the filter coefficients are known, so multiplying c[n]x[n] becomes a multiplication with a constant.



Fig. 5: Baugh Woolean Algorithm

4. SIMULATION AND COMPARISON RESULTS

The programs for 8 channel DFB, MRFB, Baugh Woolean Multiplier Based MRFB are designed using Verilog codes and each filter bank is compiled using Model SIM and simulated to verify their outputs and the simulation results are shown in Fig 6, 7, 8. The codes are synthesized in Cadence RTL compiler using typical libraries of TSMC 0.18 um technology and area and power analysis was done.

The table II shows the comparison of area, delay and power of the three different types of filter bank implementations. From the table II, the area and power of the proposed Modified multiplier Based MRFB is much less than that of the existing systems. Fig 6 and 7 shows the area and power comparisons of different filter bankss.

/test_bench/fins/ins1/d_in	00000101	00000101	
	StO		
-* [6]	StO		
-* [5]	St0		_
- 🔶 [4]	St0		
-* [3]	StO		
- 🔶 [2]	St1		
	St0		
L 🥠 [0]	St1		
	000000000000000000	000000000000000000000000000000000000000	

Fig. 6: Simulated Result for DFB

Wave			
Messages			
Aphread, test, benchick	đ	mmm	ուսիսավուստիսատիսատիսատիսատիսատիսատիսատիսում
🔶 Jast benchirst	0		
🔸 /test_bench/enable	10		
D 4 Rest benchive	00	00	
D 4 Anst benchien	000	000	
🖬 🔶 (test_bench(in	100000331	DOD. DOC	X 9/01
D 4 /hest_bench/out	00000000000000	- D00000000.	
D 4 /test_bench/i	2	(TT	
C 4 Aust bench/0444	00000331 00000003	000001010000	20 101 0000101 00000101 00000101 00000101 00000111 00000305 00000103 00000101 00000105 00000115 0000
🔶 itest benchifins/di	20	າກກາກກ	
🔸 /iest_bench/hins/int	20		
🚸 jtest_benchifirs/en	91		
D 4 Rest_bench/firs/sel	00	00	
D 4 Ant bosh Projos	000	000	
0.4 Anst benchfinsfilt	16200000	- DOD0. / DOD	x 0001
	000000000000000000000000000000000000000	000000000.	
Ant benchillersies	9:0	runnn	
4 Itest benchilles/es	9.0		يتخلف علماء لتغلب طنغار وادعا وتقاط علقات وتدغا غاطن والعو الاراة
	21		
D-4 Ast benchilles/es	00	00	
D 4 Arst benchillys/es	000	000	
D 4 Ant bench/lva/es	00000331	0000./2000	x 0/01
D4 Anst bench/fvs/es	000000000000000000000000000000000000000	00000000.	
D-4 Ant benchilmins	00000335	CONTRACTOR IN	2000101
D4 hast benchfirs/es.	00000000	0000000	(proteo)
D.4 Asst benchiltrafes.	0000000	00000000	20000001
D . Anst. benchilles/es	00000000	COUCED	20000101
		1.072.071.071.011.0	

Fig. 7: Simulated Result for MRFB





Fig. 8: Simulated Result for MRFB with modified multiplier







Fig. 9: Comparison plots of DFB, MRFB, Modified MRFB

 TABLE II

 COMPARISON OF AREA, DELAY AND POWER

	DFTFB	Proposed MRFB	MRFB with Modified Multiplier
Area (Number of Les)	1140	1052	670
Delay(s)	1.249531 x 10^-8	1.005126 x 10^-8	0.7620001x 10^-8
Power (nW)	1763211.53	1365499.92	1001491.02

In this paper, an efficient Multi Resolution Filter Bank is proposed by modifying the multiplier design based on Distributed Arithmetic .This can replace the multiplier which are more prominent in the convolution operations with shift and add mechanism. In this way, the transistor count can be reduced to a greater extend and hence the power. In the case of 8 bit MRFB the area has been reduced to 1052 from 1140 of DFB. In DA Based MRFB it is further reduced to 670. From the results it can be seen that the area, power and delay of the DA based MRFB is much less than that of DFB and the normal MRFB.

REFERENCES

- G. Smitha and A. P. Vinod., "A Multi-Resolution Fast Filter Bank for Spectrum Sensing in Military Radio Receivers "IEEE Transactions On Very Large Scale Integration (VLSI) Systems, VOL. 20, NO. 7, JULY 2012
- [2] Y. C. Lim and B. F-Boroujeny, "Fast filter bank (FFB)," IEEE Trans.Circuits Syst. II, Exp. Briefs, vol. 39, no. 5, pp. 316–318, May 1992.
- [3] Y. C. Lim and B. F-Boroujeny, "Analysis and optimum design of the FFB," in Proc. Int. Symp. Circuits Syst., 1994, pp. 509–512.
- [4] Y. C. Lim, "Frequency-response masking approach for the synthesis of sharp linear phase digital filters," IEEE Trans. Circuits Syst., vol. 33,no. 4, pp. 357–364, Apr. 1986.
- [5] Xingguo Xiong, Muzi Lin "Low Power 8-Bit Baugh–Wooley Multiplier Based on Wallace Tree Architecture", Emerging Trends in Computing, Informatics, Systems Sciences, and Engineering Lecture Notes in Electrical Engineering Volume 151, 2013, pp 851-865
- [6] M. Sjalander et al., An Efficient Twin-Precision Multiplier, in Proc.Intl Conf. on Computer Design (ICCD), Oct. 2004, pp. 30.331.
- [7] Sheikh and B. Bing, "Cognitive spectrum sensing and detection using polyphase DFT filter banks," in Proc. IEEE Consumer Commun.Network. Conf., 2008, pp. 973–977

- [8] W. A. Abu-Al-Saud and G. L. Stuber, "Efficient wideband channelizer for software radio systems using modulated PR filter banks," IEEE Trans. Signal Process., vol. 52, no. 10, pp. 2807–2820, Oct. 2004.
- [9] Y. Hur, L. Park, W.Woo, K. Lim, C.-H. Lee, H. S. Kim, and L. Laskar, "A wideband analog multiresolution spectrum sensing (MRSS) technique," in Proc. Int. Symp. Circuits Syst., 2006, pp. 4090– 4093.
- [10] Levent Aksoy, Cristiano Lazzari, Eduardo Costa, Paulo Flores and José Monteiro, Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 3, MARCH 2013
- [11] Yu-Chi Tsao and Ken Choi, Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 20, NO. 2, FEBRUARY 2012